Home
last modified time | relevance | path

Searched +full:0 +full:x3000000 (Results 1 – 25 of 29) sorted by relevance

12

/freebsd/sys/contrib/device-tree/src/arm/microchip/
H A Dat91-wb50n.dtsi21 reg = <0x20000000 0x4000000>;
51 pinctrl-0 = <&pinctrl_mmc0_clk_cmd_dat0 &pinctrl_mmc0_dat1_3 &pinctrl_mmc0_cd>;
53 slot@0 {
54 reg = <0>;
61 pinctrl-0 = <&pinctrl_mmc1_clk_cmd_dat0 &pinctrl_mmc1_dat1_3>;
63 atheros@0 {
66 reg = <0>;
76 dmas = <0>, <0>; /* Do not use DMA for dbgu */
84 pinctrl-0 = <&pinctrl_usart0 &pinctrl_usart0_rts_cts>;
92 pinctrl-0 = <&pinctrl_usart1 &pinctrl_usart1_rts_cts>;
[all …]
/freebsd/sys/contrib/device-tree/src/arm/nxp/vf/
H A Dvf610m4-colibri.dts22 reg = <0x8c000000 0x3000000>;
48 pinctrl-0 = <&pinctrl_uart2>;
56 VF610_PAD_PTD0__UART2_TX 0x21a2
57 VF610_PAD_PTD1__UART2_RX 0x21a1
58 VF610_PAD_PTD2__UART2_RTS 0x21a2
59 VF610_PAD_PTD3__UART2_CTS 0x21a1
/freebsd/sys/contrib/device-tree/src/riscv/microchip/
H A Dmpfs-m100pfs-fabric.dtsi7 #clock-cells = <0>;
13 #clock-cells = <0>;
19 #address-cells = <0x3>;
20 #interrupt-cells = <0x1>;
21 #size-cells = <0x2>;
23 reg = <0x20 0x0 0x0 0x8000000>, <0x0 0x43000000 0x0 0x10000>;
25 bus-range = <0x0 0x7f>;
28 interrupt-map = <0 0 0 1 &pcie_intc 0>,
29 <0 0 0 2 &pcie_intc 1>,
30 <0 0 0 3 &pcie_intc 2>,
[all …]
H A Dmpfs-polarberry-fabric.dtsi7 #clock-cells = <0>;
13 #clock-cells = <0>;
19 #address-cells = <0x3>;
20 #interrupt-cells = <0x1>;
21 #size-cells = <0x2>;
23 reg = <0x20 0x0 0x0 0x8000000>, <0x0 0x43000000 0x0 0x10000>;
25 bus-range = <0x0 0x7f>;
28 interrupt-map = <0 0 0 1 &pcie_intc 0>,
29 <0 0 0 2 &pcie_intc 1>,
30 <0 0 0 3 &pcie_intc 2>,
[all …]
H A Dmpfs-icicle-kit-fabric.dtsi10 reg = <0x0 0x40000000 0x0 0xF0>;
11 microchip,sync-update-mask = /bits/ 32 <0>;
19 reg = <0x0 0x40000200 0x0 0x100>;
21 #size-cells = <0>;
31 #address-cells = <0x3>;
32 #interrupt-cells = <0x1>;
33 #size-cells = <0x2>;
35 reg = <0x30 0x0 0x0 0x8000000>, <0x0 0x43000000 0x0 0x10000>;
37 bus-range = <0x0 0x7f>;
40 interrupt-map = <0 0 0 1 &pcie_intc 0>,
[all …]
H A Dmicrochip-mpfs.dtsi16 #size-cells = <0>;
18 cpu0: cpu@0 {
24 reg = <0>;
146 #clock-cells = <0>;
157 reg = <0x0 0x2010000 0x0 0x1000>;
169 reg = <0x0 0x2000000 0x0 0xC000>;
178 compatible = "sifive,fu540-c000-plic", "sifive,plic-1.0.0";
179 reg = <0x0 0xc000000 0x0 0x4000000>;
180 #address-cells = <0>;
193 reg = <0x0 0x20002000 0x0 0x1000>, <0x0 0x3E001000 0x0 0x1000>;
[all …]
H A Dmpfs.dtsi15 #size-cells = <0>;
18 cpu0: cpu@0 {
24 reg = <0>;
189 #clock-cells = <0>;
194 mboxes = <&mbox 0>;
199 #clock-cells = <0>;
211 reg = <0x0 0x2010000 0x0 0x100
[all...]
/freebsd/sys/contrib/device-tree/Bindings/dma/
H A Dsifive,fu540-c000-pdma.yaml23 https://static.dev.sifive.com/FU540-C000-v1.0.pdf
69 reg = <0x3000000 0x8000>;
/freebsd/sys/contrib/device-tree/src/arm64/marvell/
H A Darmada-ap810-ap0.dtsi39 ranges = <0x0 0x0 0xe8000000 0x4000000>;
51 reg = <0x3000000 0x10000>, /* GICD */
52 <0x3060000 0x100000>, /* GICR */
53 <0x00c0000 0x2000>, /* GICC */
54 <0x00d0000 0x1000>, /* GICH */
55 <0x00e0000 0x2000>; /* GICV */
61 reg = <0x3040000 0x20000>;
75 reg = <0x400000 0x1000>,
76 <0x410000 0x1000>;
77 msi-parent = <&gic_its_ap0 0xa0>;
[all …]
/freebsd/sys/dev/qat/include/common/
H A Dadf_cfg_common.h14 * like Dc0CoreAffinity = 0, 1, 2,... config values to max cores
21 #define ADF_CFG_ALL_DEVICES 0xFFFE
22 #define ADF_CFG_NO_DEVICE 0xFFFF
23 #define ADF_CFG_AFFINITY_WHATEVER 0xFF
29 #define ADF_GEN2_SSM_WDT_PKE_DEFAULT_VALUE 0x3000000
45 #define ADF_CFG_ACCEL_DEF_COALES_NUM_MSG 0
49 #define ADF_CFG_UNKNOWN_SRV_MASK 0
50 #define ADF_CFG_DEF_ASYM_MASK 0x03
55 ADF_SVC_ASYM = 0,
67 #define ADF_CFG_SERV_RING_PAIR_0_SHIFT 0
[all …]
/freebsd/sys/contrib/device-tree/Bindings/arm/
H A Dcci.txt141 #size-cells = <0>;
144 CPU0: cpu@0 {
148 reg = <0x0>;
155 reg = <0x1>;
162 reg = <0x100>;
169 reg = <0x101>;
177 reg = <0x0 0x3000000 0x0 0x1000>;
188 reg = <0x0 0x2c090000 0 0x1000>;
189 ranges = <0x0 0x0 0x2c090000 0x10000>;
194 reg = <0x1000 0x1000>;
[all …]
/freebsd/sys/contrib/device-tree/src/arm64/hisilicon/
H A Dhi3798cv200.dtsi27 #size-cells = <0>;
29 cpu@0 {
32 reg = <0x0 0x0>;
39 reg = <0x0 0x1>;
46 reg = <0x0 0x2>;
53 reg = <0x0 0x
[all...]
/freebsd/sys/contrib/device-tree/src/mips/ralink/
H A Dmt7628a.dtsi10 #size-cells = <0>;
12 cpu@0 {
15 reg = <0>;
25 #address-cells = <0>;
33 reg = <0x10000000 0x200000>;
34 ranges = <0x0 0x10000000 0x1FFFFF>;
39 sysc: system-controller@0 {
41 reg = <0x0 0x60>;
46 reg = <0x60 0x8>;
48 #size-cells = <0>;
[all …]
/freebsd/sys/contrib/device-tree/src/arm/st/
H A Dstm32mp135f-dk.dts34 reg = <0xc0000000 0x20000000>;
43 reg = <0xdd000000 0x3000000>;
73 pinctrl-0 = <&adc1_usb_cc_pins_a>;
77 adc1: adc@0 {
98 pinctrl-0 = <&i2c1_pins_a>;
110 reg = <0x21>;
116 pinctrl-0
[all...]
/freebsd/sys/dev/bhnd/siba/
H A Dsibareg.h47 #define SIBA_ENUM_SIZE 0x00100000 /**< size of the enumeration space */
64 * [0x0000-0x0dff] core registers
65 * [0x0e00-0x0eff] SIBA_R1 registers (sonics >= 2.3)
66 * [0x0f00-0x0fff] SIBA_R0 registers
69 #define SIBA_CFG0_OFFSET 0xf00 /**< first configuration block */
70 #define SIBA_CFG1_OFFSET 0xe00 /**< second configuration block (sonics >= 2.3) */
71 #define SIBA_CFG_SIZE 0x100 /**< cfg register block size */
83 #define SIBA_CFG0_IPSFLAG 0x08 /**< initiator port ocp slave flag */
84 #define SIBA_CFG0_TPSFLAG 0x18 /**< target port ocp slave flag */
85 #define SIBA_CFG0_TMERRLOGA 0x48 /**< sonics >= 2.3 */
[all …]
/freebsd/sys/contrib/device-tree/src/riscv/sifive/
H A Dfu540-c000.dtsi24 #size-cells = <0>;
25 cpu0: cpu@0 {
31 reg = <0>;
182 compatible = "sifive,fu540-c000-plic", "sifive,plic-1.0.0";
183 reg = <0x0 0xc000000 0x0 0x4000000>;
184 #address-cells = <0>;
188 <&cpu0_intc 0xfffffff
[all...]
/freebsd/sys/contrib/device-tree/src/arm64/qcom/
H A Dsc8180x-lenovo-flex-5g.dts30 pinctrl-0 = <&bl_pwm_default>;
37 pinctrl-0 = <&hall_int_active_state>;
53 #size-cells = <0>;
55 connector@0 {
57 reg = <0>;
63 #size-cells = <0>;
65 port@0 {
66 reg = <0>;
99 #size-cells = <0>;
100 port@0 {
[all...]
/freebsd/sys/sys/
H A Dkernel.h87 SI_SUB_DUMMY = 0x0000000, /* not executed; for linker */
88 SI_SUB_DONE = 0x0000001, /* processed */
89 SI_SUB_TUNABLES = 0x0700000, /* establish tunable values */
90 SI_SUB_COPYRIGHT = 0x0800001, /* first use of console */
91 SI_SUB_VM = 0x1000000, /* virtual memory system init */
92 SI_SUB_COUNTER = 0x1100000, /* counter(9) is initialized */
93 SI_SUB_KMEM = 0x1800000, /* kernel memory */
94 SI_SUB_HYPERVISOR = 0x1A40000, /*
99 SI_SUB_WITNESS = 0x1A80000, /* witness initialization */
100 SI_SUB_MTX_POOL_DYNAMIC = 0x1AC0000, /* dynamic mutex pool */
[all …]
/freebsd/sys/dev/qat/qat_hw/qat_c4xxx/
H A Dadf_c4xxx_hw_data.h9 #define ADF_C4XXX_SRAM_BAR 0
13 #define ADF_C4XXX_TX_RINGS_MASK 0xF
21 #define ADF_C4XXX_SOFTSTRAPPULL0_OFFSET (0x344)
22 #define ADF_C4XXX_SOFTSTRAPPULL1_OFFSET (0x348)
23 #define ADF_C4XXX_SOFTSTRAPPULL2_OFFSET (0x34C)
26 #define ADF_C4XXX_FUSECTL0_OFFSET (0x350)
27 #define ADF_C4XXX_FUSECTL1_OFFSET (0x354)
28 #define ADF_C4XXX_FUSECTL2_OFFSET (0x358)
30 #define ADF_C4XXX_FUSE_PKE_MASK (0xFFF000)
31 #define ADF_C4XXX_FUSE_COMP_MASK (0x000FFF)
[all …]
/freebsd/sys/contrib/device-tree/src/arm/hisilicon/
H A Dhip04.dtsi22 boot-method = <0x10c00000 0x10000>, <0xe0000100 0x1000>;
27 #size-cells = <0>;
87 CPU0: cpu@0 {
90 reg = <0>;
110 reg = <0x100>;
115 reg = <0x101>;
120 reg = <0x102>;
125 reg = <0x103>;
130 reg = <0x200>;
135 reg = <0x201>;
[all …]
/freebsd/sys/contrib/device-tree/src/arm/qcom/
H A Dqcom-msm8226.dtsi23 memory@0 {
25 reg = <0x0 0x0>;
31 #clock-cells = <0>;
37 #clock-cells = <0>;
73 qcom,ipc = <&apcs 8 0>;
125 reg = <0x3000000 0x100000>;
130 reg = <0x0dc0000
[all...]
/freebsd/sys/contrib/device-tree/src/riscv/allwinner/
H A Dsunxi-d1s-t113.dtsi21 #clock-cells = <0>;
39 reg = <0x2000000 0x800>;
150 reg = <0x2001000 0x1000>;
161 reg = <0x2009000 0x400>;
172 reg = <0x2031000 0x400>;
181 #sound-dai-cells = <0>;
[all...]
/freebsd/sys/contrib/device-tree/src/arm64/freescale/
H A Dfsl-ls1046a.dtsi38 #size-cells = <0>;
40 cpu0: cpu@0 {
43 reg = <0x0>;
44 clocks = <&clockgen QORIQ_CLK_CMUX 0>;
53 reg = <0x1>;
54 clocks = <&clockgen QORIQ_CLK_CMUX 0>;
63 reg = <0x2>;
64 clocks = <&clockgen QORIQ_CLK_CMUX 0>;
73 reg = <0x3>;
74 clocks = <&clockgen QORIQ_CLK_CMUX 0>;
[all...]
H A Dfsl-ls1043a.dtsi37 #size-cells = <0>;
45 cpu0: cpu@0 {
48 reg = <0x0>;
49 clocks = <&clockgen QORIQ_CLK_CMUX 0>;
58 reg = <0x1>;
59 clocks = <&clockgen QORIQ_CLK_CMUX 0>;
68 reg = <0x2>;
69 clocks = <&clockgen QORIQ_CLK_CMUX 0>;
78 reg = <0x3>;
79 clocks = <&clockgen QORIQ_CLK_CMUX 0>;
[all...]
/freebsd/sys/contrib/device-tree/src/arm64/ti/
H A Dk3-am65-main.dtsi12 reg = <0x0 0x70000000 0x0 0x200000>;
15 ranges = <0x0 0x0 0x70000000 0x200000>;
17 atf-sram@0 {
18 reg = <0x
[all...]

12