Home
last modified time | relevance | path

Searched +full:0 +full:x1ff00000 (Results 1 – 19 of 19) sorted by relevance

/freebsd/sys/contrib/device-tree/src/arm64/marvell/
H A Dcn9130.dtsi29 #define CP11X_PCIEx_MEM_BASE(iface) ((iface == 0) ? 0xc0000000 : \
30 0xe0000000 + ((iface - 1) * 0x1000000))
31 #define CP11X_PCIEx_MEM_SIZE(iface) ((iface == 0) ? 0x1ff00000 : 0xf00000)
/freebsd/sys/contrib/device-tree/Bindings/mtd/partitions/
H A Du-boot.yaml43 partition@0 {
45 reg = <0x0 0x100000>;
53 reg = <0x100000 0x1ff00000>;
/freebsd/sys/dts/arm/
H A Dzedboard.dts37 reg = <0x100000 0x1ff00000>; /* 511MB RAM at 0x100000 */
67 spi-chipselect = <0>;
H A Dzybo.dts37 reg = <0x100000 0x1ff00000>; /* 511MB RAM at 0x100000 */
67 spi-chipselect = <0>;
/freebsd/sys/dev/ath/ath_hal/ar5416/
H A Dar5416phy.h24 #define AR_BT_COEX_MODE 0x8170
25 #define AR_BT_TIME_EXTEND 0x000000ff
26 #define AR_BT_TIME_EXTEND_S 0
27 #define AR_BT_TXSTATE_EXTEND 0x00000100
29 #define AR_BT_TX_FRAME_EXTEND 0x00000200
31 #define AR_BT_MODE 0x00000c00
33 #define AR_BT_QUIET 0x00001000
35 #define AR_BT_QCU_THRESH 0x0001e000
37 #define AR_BT_RX_CLEAR_POLARITY 0x00020000
39 #define AR_BT_PRIORITY_TIME 0x00fc0000
[all …]
/freebsd/sys/powerpc/powermac/
H A Data_macio.c58 #define ATA_MACIO_ALTOFFSET 0x160
68 #define USE_DBDMA_IRQ 0
73 #define ATA_MACIO_TIMINGREG 0x200
89 { 600, 180 }, /* PIO 0 */
97 { 480, 240 }, /* WDMA 0 */
103 { 120, 180 }, /* UDMA 0 */
160 if (strcmp(type, "ata") != 0 && in ata_macio_probe()
161 strcmp(type, "ide") != 0) in ata_macio_probe()
167 if (strcmp(name,"ata-4") == 0) { in ata_macio_probe()
192 rid = 0; in ata_macio_attach()
[all …]
/freebsd/sys/net80211/
H A Dieee80211_radiotap.h70 uint8_t it_version; /* Version 0. Only increases
83 * (0x80000000) to extend the
111 * Tx/Rx data rate. If bit 0x80 is set then it represents an
146 * power set at factory calibration. 0 is max power.
152 * set at factory calibration. 0 is max power. Monotonically
170 * The first antenna is antenna 0.
208 IEEE80211_RADIOTAP_TSFT = 0,
247 #define IEEE80211_CHAN_TURBO 0x00000010 /* Turbo channel */
248 #define IEEE80211_CHAN_CCK 0x00000020 /* CCK channel */
249 #define IEEE80211_CHAN_OFDM 0x0000004
[all...]
/freebsd/sys/dev/bhnd/cores/pmu/
H A Dbhnd_pmureg.h29 (((_value) & _flag) != 0)
43 #define BHND_CLK_CTL_ST 0x1e0 /**< clock control and status */
55 #define BHND_CCS_FORCEALP 0x00000001 /**< force ALP request */
56 #define BHND_CCS_FORCEHT 0x00000002 /**< force HT request */
57 #define BHND_CCS_FORCEILP 0x00000004 /**< force ILP request */
58 #define BHND_CCS_FORCE_MASK 0x0000000F
60 #define BHND_CCS_ALPAREQ 0x00000008 /**< ALP Avail Request */
61 #define BHND_CCS_HTAREQ 0x00000010 /**< HT Avail Request */
62 #define BHND_CCS_AREQ_MASK 0x00000018
64 #define BHND_CCS_FORCEHWREQOFF 0x00000020 /**< Force HW Clock Request Off */
[all …]
/freebsd/sys/contrib/device-tree/src/arm64/qcom/
H A Dmsm8992-lg-bullhead.dtsi26 qcom,msm-id = <251 0>, <252 0>;
27 qcom,pmic-id = <0x10009 0x1000A 0x0 0x0>;
47 reg = <0x0 0x1ff00000 0x0 0x40000>;
48 console-size = <0x10000>;
49 record-size = <0x10000>;
50 ftrace-size = <0x10000>;
51 pmsg-size = <0x20000>;
55 reg = <0 0x03400000 0 0xc00000>;
60 reg = <0x0 0x05000000 0x0 0x1a00000>;
71 pm8994_regulators: regulators-0 {
H A Dmsm8992-bullhead-rev-101.dts22 qcom,msm-id = <251 0>, <252 0>;
23 qcom,board-id = <0xb64 0>;
24 qcom,pmic-id = <0x10009 0x1000A 0x0 0x0>;
44 reg = <0x0 0x1ff00000 0x0 0x40000>;
45 console-size = <0x10000>;
46 record-size = <0x10000>;
47 ftrace-size = <0x10000>;
48 pmsg-size = <0x20000>;
52 reg = <0 0x03400000 0 0x1200000>;
/freebsd/sys/contrib/dev/ath/ath_hal/ar9300/
H A Dar9300phy.h55 #define AR_PHY_TIMING11_SPUR_FREQ_SD 0x3FF00000
58 #define AR_PHY_TIMING11_SPUR_DELTA_PHASE 0x000FFFFF
59 #define AR_PHY_TIMING11_SPUR_DELTA_PHASE_S 0
61 #define AR_PHY_TIMING11_USE_SPUR_FILTER_IN_AGC 0x40000000
64 #define AR_PHY_TIMING11_USE_SPUR_FILTER_IN_SELFCOR 0x80000000
68 #define AR_PHY_SPUR_REG_ENABLE_NF_RSSI_SPUR_MIT 0x4000000
71 #define AR_PHY_SPUR_REG_ENABLE_MASK_PPM 0x20000 /* bins move with freq offset */
73 #define AR_PHY_SPUR_REG_SPUR_RSSI_THRESH 0x000000FF
74 #define AR_PHY_SPUR_REG_SPUR_RSSI_THRESH_S 0
75 #define AR_PHY_SPUR_REG_EN_VIT_SPUR_RSSI 0x00000100
[all …]
/freebsd/sys/contrib/ncsw/inc/Peripherals/
H A Ddpaa_ext.h92 e_DPAA_FD_FORMAT_TYPE_SHORT_SBSF = 0x0, /**< Simple frame Single buffer; Offset and
94 e_DPAA_FD_FORMAT_TYPE_LONG_SBSF = 0x2, /**< Simple frame, single buffer; big length
96 e_DPAA_FD_FORMAT_TYPE_SHORT_MBSF = 0x4, /**< Simple frame, Scatter Gather table; Offset
98 e_DPAA_FD_FORMAT_TYPE_LONG_MBSF = 0x6, /**< Simple frame, Scatter Gather table;
100 e_DPAA_FD_FORMAT_TYPE_COMPOUND = 0x1, /**< Compound Frame (29b CONGESTION-WEIGHT
108 #define DPAA_FD_DD_MASK 0xc0000000 /**< FD DD field mask */
109 #define DPAA_FD_PID_MASK 0x3f000000 /**< FD PID field mask */
110 #define DPAA_FD_ELIODN_MASK 0x0000f000 /**< FD ELIODN field mask */
111 #define DPAA_FD_BPID_MASK 0x00ff0000 /**< FD BPID field mask */
112 #define DPAA_FD_ADDRH_MASK 0x000000ff /**< FD ADDRH field mask */
[all …]
/freebsd/sys/contrib/device-tree/src/arm/samsung/
H A Dexynos3250-monk.dts30 reg = <0x40000000 0x1ff00000>;
35 reg = <0x0205f000 0x1000>;
50 vemmc_reg: voltage-regulator-0 {
59 i2c_max77836: i2c-gpio-0 {
64 #size-cells = <0>;
70 reg = <0x25>;
150 io-channels = <&adc 0>;
195 #size-cells = <0>;
197 samsung,i2c-slave-addr = <0x10>;
205 reg = <0x66>;
[all …]
H A Dexynos3250-rinato.dts36 reg = <0x40000000 0x1ff00000>;
41 reg = <0x0205f000 0x1000>;
61 i2c_max77836: i2c-gpio-0 {
66 #size-cells = <0>;
72 reg = <0x25>;
152 io-channels = <&adc 0>;
239 panel@0 {
241 reg = <0>;
253 cs-setup = <0>;
254 wr-setup = <0>;
[all …]
/freebsd/sys/contrib/device-tree/src/arm64/freescale/
H A Dimx8mm.dtsi46 #size-cells = <0>;
53 arm,psci-suspend-param = <0x0010033>;
61 A53_0: cpu@0 {
64 reg = <0x0>;
68 i-cache-size = <0x8000>;
71 d-cache-size = <0x8000>;
85 reg = <0x1>;
89 i-cache-size = <0x8000>;
92 d-cache-size = <0x8000>;
104 reg = <0x
[all...]
H A Dimx8mq.dtsi47 #clock-cells = <0>;
54 #clock-cells = <0>;
61 #clock-cells = <0>;
68 #clock-cells = <0>;
75 #clock-cells = <0>;
82 #clock-cells = <0>;
89 #clock-cells = <0>;
96 #clock-cells = <0>;
103 #size-cells = <0>;
105 A53_0: cpu@0 {
[all...]
H A Dimx8mp.dtsi48 #size-cells = <0>;
50 A53_0: cpu@0 {
53 reg = <0x0>;
57 i-cache-size = <0x8000>;
60 d-cache-size = <0x8000>;
73 reg = <0x1>;
77 i-cache-size = <0x8000>;
80 d-cache-size = <0x8000>;
91 reg = <0x2>;
95 i-cache-size = <0x800
[all...]
/freebsd/sys/dev/ispfw/
H A Dasm_2600.h38 0x0501f06c, 0x0011b000, 0x00100000, 0x00011c0f,
39 0x00000008, 0x00000008, 0x000000e7, 0x0078d0d5,
40 0x00000020, 0x00000006, 0x20434f50, 0x59524947,
41 0x48542032, 0x30313920, 0x514c4f47, 0x49432043,
42 0x4f52504f, 0x52415449, 0x4f4e2020, 0x20495350,
43 0x38337878, 0x20466972, 0x6d776172, 0x65202020,
44 0x56657273, 0x696f6e20, 0x2020382e, 0x30382e32,
45 0x33312020, 0x24000000, 0x00000026, 0x00000000,
46 0x00000000, 0x00000000, 0x00000000, 0x00100000,
47 0x00100000, 0x00011c0f, 0xffffffff, 0x0011b004,
[all …]
/freebsd/tools/test/iconv/ref/
H A DUTF-32BE-rev1 0x00 = 0x00000000
2 0x01 = 0x01000000
3 0x02 = 0x02000000
4 0x03 = 0x03000000
5 0x04 = 0x04000000
6 0x05 = 0x05000000
7 0x06 = 0x06000000
8 0x07 = 0x07000000
9 0x08 = 0x08000000
10 0x09 = 0x09000000
[all …]