/linux/Documentation/devicetree/bindings/clock/ |
H A D | samsung,exynos-clock.yaml | 58 reg = <0x10010000 0x30000>;
|
H A D | samsung,exynos5410-clock.yaml | 58 #clock-cells = <0>; 63 reg = <0x10010000 0x30000>;
|
H A D | samsung,exynos7885-clock.yaml | 168 reg = <0x10010000 0x8000>;
|
H A D | samsung,exynos5260-clock.yaml | 31 - "phyclk_dptx_phy_ch0_txd_clk" - dp phy clock for channel 0 366 #clock-cells = <0>; 372 reg = <0x10010000 0x10000>;
|
/linux/Documentation/devicetree/bindings/serial/ |
H A D | sifive-serial.yaml | 61 reg = <0x10010000 0x1000>;
|
/linux/Documentation/devicetree/bindings/input/ |
H A D | mediatek,mt6779-keypad.yaml | 81 reg = <0 0x10010000 0 0x1000>;
|
/linux/Documentation/devicetree/bindings/soc/samsung/ |
H A D | samsung,exynos-sysreg.yaml | 109 reg = <0x10010000 0x400>;
|
/linux/Documentation/devicetree/bindings/pci/ |
H A D | st,stm32-pcie-host.yaml | 37 '^pcie@[0-2],0$': 81 reg = <0x48400000 0x400000>, 82 <0x10000000 0x10000>; 85 interrupt-map-mask = <0 0 0 7>; 86 interrupt-map = <0 0 0 1 &intc 0 0 GIC_SPI 264 IRQ_TYPE_LEVEL_HIGH>, 87 <0 0 0 2 &intc 0 0 GIC_SPI 265 IRQ_TYPE_LEVEL_HIGH>, 88 <0 0 0 3 &intc 0 0 GIC_SPI 266 IRQ_TYPE_LEVEL_HIGH>, 89 <0 0 0 4 &intc 0 0 GIC_SPI 267 IRQ_TYPE_LEVEL_HIGH>; 92 ranges = <0x01000000 0x0 0x00000000 0x10010000 0x0 0x10000>, 93 <0x02000000 0x0 0x10020000 0x10020000 0x0 0x7fe0000>, [all …]
|
/linux/drivers/gpu/drm/loongson/ |
H A D | lsdc_regs.h | 24 #define LS7A1000_PIXPLL0_REG 0x04B0 25 #define LS7A1000_PIXPLL1_REG 0x04C0 28 #define LS7A1000_PLL_GFX_REG 0x0490 30 #define LS7A1000_CONF_REG_BASE 0x10010000 34 #define LS7A2000_PIXPLL0_REG 0x04B0 35 #define LS7A2000_PIXPLL1_REG 0x04C0 38 #define LS7A2000_PLL_GFX_REG 0x0490 40 #define LS7A2000_CONF_REG_BASE 0x10010000 43 #define CFG_PIX_FMT_MASK GENMASK(2, 0) 46 LSDC_PF_NONE = 0, [all …]
|
/linux/arch/arm/boot/dts/mediatek/ |
H A D | mt7623n.dtsi | 22 reg = <0 0x13000000 0 0x200>; 29 reg = <0 0x13040000 0 0x30000>; 55 reg = <0 0x14000000 0 0x1000>; 62 reg = <0 0x14010000 0 0x1000>; 64 mediatek,larb-id = <0>; 74 reg = <0 0x16010000 0 0x1000>; 86 reg = <0 0x15001000 0 0x1000>; 99 reg = <0 0x15000000 0 0x1000>; 106 reg = <0 0x10205000 0 0x1000>; 117 reg = <0 0x15004000 0 0x1000>; [all …]
|
/linux/arch/mips/boot/dts/ingenic/ |
H A D | jz4740.dtsi | 12 #size-cells = <0>; 14 cpu0: cpu@0 { 16 compatible = "ingenic,xburst-mxu1.0"; 17 reg = <0>; 25 #address-cells = <0>; 33 reg = <0x10001000 0x14>; 44 #clock-cells = <0>; 49 #clock-cells = <0>; 55 reg = <0x10000000 0x100>; 65 reg = <0x10002000 0x1000>; [all …]
|
H A D | jz4725b.dtsi | 12 #size-cells = <0>; 14 cpu0: cpu@0 { 16 compatible = "ingenic,xburst-mxu1.0"; 17 reg = <0>; 25 #address-cells = <0>; 33 reg = <0x10001000 0x14>; 44 #clock-cells = <0>; 49 #clock-cells = <0>; 55 reg = <0x10000000 0x100>; 65 reg = <0x10002000 0x1000>; [all …]
|
H A D | jz4770.dtsi | 12 #size-cells = <0>; 14 cpu0: cpu@0 { 16 compatible = "ingenic,xburst-fpu1.0-mxu1.1"; 17 reg = <0>; 25 #address-cells = <0>; 33 reg = <0x10001000 0x40>; 44 #clock-cells = <0>; 49 #clock-cells = <0>; 55 reg = <0x10000000 0x100>; 58 ranges = <0x0 0x10000000 0x100>; [all …]
|
H A D | x1000.dtsi | 13 #size-cells = <0>; 15 cpu0: cpu@0 { 17 compatible = "ingenic,xburst-fpu1.0-mxu1.1"; 18 reg = <0>; 26 #address-cells = <0>; 34 reg = <0x10001000 0x50>; 45 #clock-cells = <0>; 50 #clock-cells = <0>; 56 reg = <0x10000000 0x100>; 59 ranges = <0x0 0x10000000 0x100>; [all …]
|
H A D | x1830.dtsi | 13 #size-cells = <0>; 15 cpu0: cpu@0 { 17 compatible = "ingenic,xburst-fpu2.0-mxu2.0"; 18 reg = <0>; 26 #address-cells = <0>; 34 reg = <0x10001000 0x50>; 45 #clock-cells = <0>; 50 #clock-cells = <0>; 56 reg = <0x10000000 0x100>; 59 ranges = <0x0 0x10000000 0x100>; [all …]
|
H A D | jz4780.dtsi | 13 #size-cells = <0>; 15 cpu0: cpu@0 { 17 compatible = "ingenic,xburst-fpu1.0-mxu1.1"; 18 reg = <0>; 26 compatible = "ingenic,xburst-fpu1.0-mxu1.1"; 35 #address-cells = <0>; 43 reg = <0x10001000 0x50>; 54 #clock-cells = <0>; 59 #clock-cells = <0>; 65 reg = <0x10000000 0x100>; [all …]
|
/linux/arch/riscv/boot/dts/sifive/ |
H A D | fu540-c000.dtsi | 24 #size-cells = <0>; 25 cpu0: cpu@0 { 31 reg = <0>; 182 compatible = "sifive,fu540-c000-plic", "sifive,plic-1.0.0"; 183 reg = <0x0 0xc000000 0x0 0x4000000>; 184 #address-cells = <0>; 188 <&cpu0_intc 0xffffffff>, 189 <&cpu1_intc 0xffffffff>, <&cpu1_intc 9>, 190 <&cpu2_intc 0xffffffff>, <&cpu2_intc 9>, 191 <&cpu3_intc 0xffffffff>, <&cpu3_intc 9>, [all …]
|
H A D | fu740-c000.dtsi | 24 #size-cells = <0>; 25 cpu0: cpu@0 { 32 reg = <0x0>; 59 reg = <0x1>; 86 reg = <0x2>; 113 reg = <0x3>; 140 reg = <0x4>; 184 #address-cells = <0>; 185 compatible = "sifive,fu540-c000-plic", "sifive,plic-1.0.0"; 186 reg = <0x0 0xc000000 0x0 0x4000000>; [all …]
|
/linux/arch/arm/boot/dts/arm/ |
H A D | arm-realview-eb.dtsi | 43 /* 128 MiB memory @ 0x0 */ 44 reg = <0x00000000 0x08000000>; 57 #clock-cells = <0>; 63 #clock-cells = <0>; 72 #clock-cells = <0>; 74 clock-frequency = <0>; 80 reg = <0x40000000 0x04000000>; 90 reg = <0x44000000 0x04000000>; 100 reg = <0x4e000000 0x10000>; 110 reg = <0x4f000000 0x20000>; [all …]
|
H A D | versatile-ab.dts | 24 reg = <0x0 0x08000000>; 28 #clock-cells = <0>; 38 #size-cells = <0>; 40 port@0 { 41 reg = <0>; 71 reg = <0x10000000 0x200>; 72 ranges = <0x0 0x10000000 0x200>; 76 led@8,0 { 78 reg = <0x08 0x04>; 79 offset = <0x08>; [all …]
|
H A D | arm-realview-pbx.dtsi | 44 /* 128 MiB memory @ 0x0 */ 45 reg = <0x00000000 0x08000000>; 66 #clock-cells = <0>; 72 #clock-cells = <0>; 78 #clock-cells = <0>; 87 #clock-cells = <0>; 89 clock-frequency = <0>; 95 reg = <0x40000000 0x04000000>; 105 reg = <0x44000000 0x04000000>; 115 reg = <0x4e000000 0x10000>; [all …]
|
/linux/arch/arm64/boot/dts/exynos/ |
H A D | exynos7885.dtsi | 52 #size-cells = <0>; 89 reg = <0x100>; 96 reg = <0x101>; 103 reg = <0x102>; 110 reg = <0x103>; 117 reg = <0x200>; 124 reg = <0x201>; 128 cpu6: cpu@0 { 131 reg = <0x0>; 138 reg = <0x1>; [all …]
|
/linux/arch/arm/boot/dts/samsung/ |
H A D | exynos5260.dtsi | 35 #size-cells = <0>; 63 cpu0: cpu@0 { 66 reg = <0x0>; 73 reg = <0x1>; 80 reg = <0x100>; 87 reg = <0x101>; 94 reg = <0x102>; 101 reg = <0x103>; 114 reg = <0x10010000 0x10000>; 128 reg = <0x10200000 0x10000>; [all …]
|
/linux/drivers/gpu/drm/radeon/ |
H A D | ni.c | 70 0x98fc, 71 0x98f0, 72 0x9834, 73 0x9838, 74 0x9870, 75 0x9874, 76 0x8a14, 77 0x8b24, 78 0x8bcc, 79 0x8b10, [all …]
|
/linux/arch/powerpc/boot/dts/ |
H A D | akebono.dts | 14 /memreserve/ 0x01f00000 0x00100000; // spin table 21 dcr-parent = <&{/cpus/cpu@0}>; 29 #size-cells = <0>; 31 cpu@0 { 34 reg = <0>; 59 cpu-release-addr = <0x0 0x01f00000>; 65 reg = <0x0 0x0 0x0 0x0>; // filled in by zImage 71 dcr-reg = <0xffc00000 0x00040000>; 72 #address-cells = <0>; 73 #size-cells = <0>; [all …]
|