Home
last modified time | relevance | path

Searched +full:0 +full:x008 (Results 1 – 25 of 204) sorted by relevance

123456789

/freebsd/sys/dev/sound/pci/
H A Dcs4281.h32 #define CS4281_PCI_ID 0x60051013
39 #define CS4281PCI_HISR 0x000
40 # define CS4281PCI_HISR_DMAI 0x00040000
41 # define CS4281PCI_HISR_DMA(x) (0x0100 << (x))
43 #define CS4281PCI_HICR 0x008
44 # define CS4281PCI_HICR_EOI 0x00000003
46 #define CS4281PCI_HIMR 0x00c
47 # define CS4281PCI_HIMR_DMAI 0x00040000
48 # define CS4281PCI_HIMR_DMA(x) (0x0100 << (x))
50 #define CS4281PCI_IIER 0x010
[all …]
/freebsd/sys/contrib/device-tree/src/arm64/hisilicon/
H A Dhikey960-pinctrl.dtsi18 reg = <0x0 0xe896c000 0x0 0x1f0>;
20 #gpio-range-cells = <0x3>;
21 pinctrl-single,register-width = <0x20>;
22 pinctrl-single,function-mask = <0x7>;
25 &range 0 7 0
26 &range 8 116 0>;
30 0x008 MUX_M1 /* PMU1_SSI */
31 0x00c MUX_M1 /* PMU2_SSI */
32 0x010 MUX_M1 /* PMU_CLKOUT */
33 0x100 MUX_M1 /* PMU_HKADC_SSI */
[all …]
H A Dhikey970-pinctrl.dtsi16 reg = <0x0 0xe896c000 0x0 0x72c>;
18 #gpio-range-cells = <0x3>;
19 pinctrl-single,register-width = <0x20>;
20 pinctrl-single,function-mask = <0x7>;
22 pinctrl-single,gpio-range = <&range 0 82 0>;
26 0x054 MUX_M2 /* UART0_RXD */
27 0x058 MUX_M2 /* UART0_TXD */
33 0x700 MUX_M2 /* UART2_CTS_N */
34 0x704 MUX_M2 /* UART2_RTS_N */
35 0x708 MUX_M2 /* UART2_RXD */
[all …]
H A Dpoplar-pinctrl.dtsi21 0x000 MUX_M2
22 0x004 MUX_M2
23 0x008 MUX_M2
24 0x00c MUX_M2
25 0x010 MUX_M2
26 0x014 MUX_M2
27 0x018 MUX_M2
28 0x01c MUX_M2
29 0x024 MUX_M2
32 PINCTRL_PULLDOWN(0, 1, 0, 1)
[all …]
/freebsd/sys/contrib/device-tree/src/mips/mobileye/
H A Deyeq6h-pins.dtsi9 * [0] | MUX_SEL | 0 - GPIO, 1 - alternative func
14 * [13:12] | PUD | pull-up/pull-down. 0, 3 - no, 1 - PD, 2 - PU
27 0x000 0x200 // I2C0_SCL pin
28 0x004 0x200 // I2C0_SDA pin
33 0x008 0x200 // I2C1_SCL pin
34 0x00c 0x200 // I2C1_SDA pin
39 0x080 1 // GPIO_C4__SMA0_MDC pin
40 0x084 1 // GPIO_C5__SMA0_MDIO pin
44 pinctrl-single,pins = <0x0a8 1>; // UART0 pin group
47 pinctrl-single,pins = <0x0a0 1>; // UART1 pin group
[all …]
/freebsd/contrib/nvi/common/
H A Dexf.h49 #define F_DEVSET 0x001 /* mdev/minode fields initialized. */
50 #define F_FIRSTMODIFY 0x002 /* File not yet modified. */
51 #define F_MODIFIED 0x004 /* File is currently dirty. */
52 #define F_MULTILOCK 0x008 /* Multiple processes running, lock. */
53 #define F_NOLOG 0x010 /* Logging turned off. */
54 #define F_RCV_NORM 0x020 /* Don't delete recovery files. */
55 #define F_RCV_ON 0x040 /* Recovery is possible. */
56 #define F_UNDO 0x080 /* No change since last undo. */
61 #define DBG_FATAL 0x001 /* If DNE, error message. */
62 #define DBG_NOCACHE 0x002 /* Ignore the front-end cache. */
[all …]
/freebsd/sys/dev/hwpmc/
H A Dpmu_dmc620_reg.h35 #define DMC620_SNAPSHOT_REQ 0x000 /* WO */
36 #define DMC620_SNAPSHOT_ACK 0x004 /* RO */
37 #define DMC620_OVERFLOW_STATUS_CLKDIV2 0x008 /* RW */
38 #define DMC620_OVERFLOW_STATUS_CLK 0x00C /* RW */
40 #define DMC620_COUNTER_MASK_LO 0x000 /* RW */
41 #define DMC620_COUNTER_MASK_HI 0x004 /* RW */
42 #define DMC620_COUNTER_MATCH_LO 0x008 /* RW */
43 #define DMC620_COUNTER_MATCH_HI 0x00C /* RW */
44 #define DMC620_COUNTER_CONTROL 0x010 /* RW */
45 #define DMC620_COUNTER_CONTROL_ENABLE (1 << 0)
[all …]
/freebsd/sys/contrib/device-tree/src/powerpc/
H A Dtaishan.dts20 dcr-parent = <&{/cpus/cpu@0}>;
31 #size-cells = <0>;
33 cpu@0 {
36 reg = <0x00000000>;
38 timebase-frequency = <0>; // Filled in by zImage
50 reg = <0x00000000 0x00000000 0x00000000>; // Filled in by zImage
58 dcr-reg = <0x200 0x009>;
59 #address-cells = <0>;
60 #size-cells = <0>;
68 cell-index = <0>;
[all …]
H A Dbluestone.dts16 dcr-parent = <&{/cpus/cpu@0}>;
26 #size-cells = <0>;
28 cpu@0 {
31 reg = <0x00000000>;
32 clock-frequency = <0>; /* Filled in by U-Boot */
33 timebase-frequency = <0>; /* Filled in by U-Boot */
46 reg = <0x00000000 0x00000000 0x00000000>; /* Filled in by U-Boot */
52 cell-index = <0>;
53 dcr-reg = <0x0c0 0x009>;
54 #address-cells = <0>;
[all …]
H A Darches.dts24 dcr-parent = <&{/cpus/cpu@0}>;
35 #size-cells = <0>;
37 cpu@0 {
40 reg = <0x00000000>;
41 clock-frequency = <0>; /* Filled in by U-Boot */
42 timebase-frequency = <0>; /* Filled in by U-Boot */
55 reg = <0x00000000 0x00000000 0x00000000>; /* Filled in by U-Boot */
61 cell-index = <0>;
62 dcr-reg = <0x0c0 0x009>;
63 #address-cells = <0>;
[all …]
/freebsd/sys/contrib/dev/mediatek/mt76/mt7615/
H A Dregs.h37 #define MT_HW_REV MT_HW_INFO(0x000)
38 #define MT_HW_CHIPID MT_HW_INFO(0x008)
39 #define MT_TOP_STRAP_STA MT_HW_INFO(0x010)
42 #define MT_TOP_OFF_RSV 0x1128
45 #define MT_TOP_MISC2 ((dev)->reg_map[MT_TOP_CFG_BASE] + 0x134)
46 #define MT_TOP_MISC2_FW_STATE GENMASK(2, 0)
51 #define MT_MCU_BASE 0x2000
54 #define MT_MCU_PCIE_REMAP_1 MT_MCU(0x500)
55 #define MT_MCU_PCIE_REMAP_1_OFFSET GENMASK(17, 0)
57 #define MT_PCIE_REMAP_BASE_1 0x40000
[all …]
/freebsd/sys/compat/linux/
H A Dlinux_event.h30 #define LINUX_EPOLLIN 0x001
31 #define LINUX_EPOLLPRI 0x002
32 #define LINUX_EPOLLOUT 0x004
33 #define LINUX_EPOLLRDNORM 0x040
34 #define LINUX_EPOLLRDBAND 0x080
35 #define LINUX_EPOLLWRNORM 0x100
36 #define LINUX_EPOLLWRBAND 0x200
37 #define LINUX_EPOLLMSG 0x400
38 #define LINUX_EPOLLERR 0x008
39 #define LINUX_EPOLLHUP 0x010
[all …]
/freebsd/sys/contrib/device-tree/Bindings/arm/
H A Dvexpress-sysreg.yaml42 '^gpio@[0-9a-f]+$':
61 for sys_led : 0..7 = LED 0..7
62 for sys_mci : 0 = MMC CARDIN, 1 = MMC WPROT
63 for sys_flash : 0 = NOR FLASH WPn
81 sysreg@0 {
83 reg = <0x00000 0x1000>;
86 ranges = <0 0 0x1000>;
90 reg = <0x008 4>;
/freebsd/sys/contrib/device-tree/src/arm/nxp/vf/
H A Dvf610-pinfunc.h14 #define ALT0 0x0
15 #define ALT1 0x1
16 #define ALT2 0x2
17 #define ALT3 0x3
18 #define ALT4 0x4
19 #define ALT5 0x5
20 #define ALT6 0x6
21 #define ALT7 0x7
24 #define VF610_PAD_PTA6__GPIO_0 0x000 0x000 ALT0 0x0
25 #define VF610_PAD_PTA6__RMII_CLKOUT 0x000 0x000 ALT1 0x0
[all …]
/freebsd/sys/contrib/dev/mediatek/mt76/mt7603/
H A Dregs.h6 #define MT_HW_REV 0x1000
7 #define MT_HW_CHIPID 0x1008
8 #define MT_TOP_MISC2 0x1134
10 #define MT_MCU_BASE 0x2000
13 #define MT_MCU_PCIE_REMAP_1 MT_MCU(0x500)
14 #define MT_MCU_PCIE_REMAP_1_OFFSET GENMASK(17, 0)
17 #define MT_MCU_PCIE_REMAP_2 MT_MCU(0x504)
18 #define MT_MCU_PCIE_REMAP_2_OFFSET GENMASK(18, 0)
21 #define MT_HIF_BASE 0x4000
24 #define MT_INT_SOURCE_CSR MT_HIF(0x200)
[all …]
/freebsd/sys/contrib/dev/mediatek/mt76/
H A Dmt792x_regs.h8 #define MT_MCU_WFDMA1_BASE 0x3000
11 #define MT_MCU_INT_EVENT MT_MCU_WFDMA1(0x108)
12 #define MT_MCU_INT_EVENT_DMA_STOPPED BIT(0)
17 #define MT_PLE_BASE 0x820c0000
20 #define MT_PLE_FL_Q0_CTRL MT_PLE(0x3e0)
21 #define MT_PLE_FL_Q1_CTRL MT_PLE(0x3e4)
22 #define MT_PLE_FL_Q2_CTRL MT_PLE(0x3e8)
23 #define MT_PLE_FL_Q3_CTRL MT_PLE(0x3ec)
25 #define MT_PLE_AC_QEMPTY(_n) MT_PLE(0x500 + 0x40 * (_n))
26 #define MT_PLE_AMSDU_PACK_MSDU_CNT(n) MT_PLE(0x10e0 + ((n) << 2))
[all …]
/freebsd/sys/crypto/ccp/
H A Dccp_hardware.h31 #define CMD_QUEUE_MASK_OFFSET 0x000
32 #define CMD_QUEUE_PRIO_OFFSET 0x004
33 #define CMD_REQID_CONFIG_OFFSET 0x008
34 #define TRNG_OUT_OFFSET 0x00C
35 #define CMD_CMD_TIMEOUT_OFFSET 0x010
36 #define LSB_PUBLIC_MASK_LO_OFFSET 0x018
37 #define LSB_PUBLIC_MASK_HI_OFFSET 0x01C
38 #define LSB_PRIVATE_MASK_LO_OFFSET 0x020
39 #define LSB_PRIVATE_MASK_HI_OFFSET 0x024
41 #define VERSION_REG 0x100
[all …]
/freebsd/sys/arm/freescale/
H A Dfsl_ocotpreg.h32 #define FSL_OCOTP_CTRL 0x000
33 #define FSL_OCOTP_CTRL_SET 0x004
34 #define FSL_OCOTP_CTRL_CLR 0x008
35 #define FSL_OCOTP_CTRL_TOG 0x00C
36 #define FSL_OCOTP_TIMING 0x010
37 #define FSL_OCOTP_DATA 0x020
38 #define FSL_OCOTP_READ_CTRL 0x030
39 #define FSL_OCOTP_READ_FUSE_DATA 0x040
40 #define FSL_OCOTP_SW_STICKY 0x050
41 #define FSL_OCOTP_SCS 0x060
[all …]
/freebsd/sys/nfs/
H A Dnfssvc.h41 #define NFSSVC_OLDNFSD 0x004
42 #define NFSSVC_ADDSOCK 0x008
43 #define NFSSVC_NFSD 0x010
48 #define NFSSVC_NOPUBLICFH 0x00000020
49 #define NFSSVC_STABLERESTART 0x00000040
50 #define NFSSVC_NFSDNFSD 0x00000080
51 #define NFSSVC_NFSDADDSOCK 0x00000100
52 #define NFSSVC_IDNAME 0x00000200
53 #define NFSSVC_GSSDDELETEALL 0x00000400
54 #define NFSSVC_GSSDADDPORT 0x00000800
[all …]
/freebsd/sys/dev/usb/wlan/
H A Dif_rsureg.h20 #define R92S_REQ_REGS 0x05
25 #define R92S_SYSCFG 0x0000
26 #define R92S_SYS_ISO_CTRL (R92S_SYSCFG + 0x000)
27 #define R92S_SYS_FUNC_EN (R92S_SYSCFG + 0x002)
28 #define R92S_PMC_FSM (R92S_SYSCFG + 0x004)
29 #define R92S_SYS_CLKR (R92S_SYSCFG + 0x008)
30 #define R92S_EE_9346CR (R92S_SYSCFG + 0x00a)
31 #define R92S_AFE_MISC (R92S_SYSCFG + 0x010)
32 #define R92S_SPS0_CTRL (R92S_SYSCFG + 0x011)
33 #define R92S_SPS1_CTRL (R92S_SYSCFG + 0x018)
[all …]
/freebsd/sys/dev/virtio/mmio/
H A Dvirtio_mmio.h59 #define VIRTIO_MMIO_MAGIC_VALUE 0x000
60 #define VIRTIO_MMIO_VERSION 0x004
61 #define VIRTIO_MMIO_DEVICE_ID 0x008
62 #define VIRTIO_MMIO_VENDOR_ID 0x00c
63 #define VIRTIO_MMIO_HOST_FEATURES 0x010
64 #define VIRTIO_MMIO_HOST_FEATURES_SEL 0x014
65 #define VIRTIO_MMIO_GUEST_FEATURES 0x020
66 #define VIRTIO_MMIO_GUEST_FEATURES_SEL 0x024
67 #define VIRTIO_MMIO_GUEST_PAGE_SIZE 0x028 /* version 1 only */
68 #define VIRTIO_MMIO_QUEUE_SEL 0x030
[all …]
/freebsd/contrib/ntp/include/
H A Dntp_tty.h44 #define TCIFLUSH 0
83 #define LDISC_STD 0x000 /* standard */
84 #define LDISC_CLK 0x001 /* depredated tty_clk \n */
85 #define LDISC_CLKPPS 0x002 /* depredated tty_clk \377 */
86 #define LDISC_ACTS 0x004 /* depredated tty_clk #* */
87 #define LDISC_CHU 0x008 /* depredated */
88 #define LDISC_PPS 0x010 /* depredated */
89 #define LDISC_RAW 0x020 /* raw binary */
90 #define LDISC_ECHO 0x04
[all...]
/freebsd/sys/dev/qlxgbe/
H A Dql_tmplt.h57 #define Q8_CE_OPCODE_NOP 0x000
58 #define Q8_CE_OPCODE_WRITE_LIST 0x001
59 #define Q8_CE_OPCODE_READ_WRITE_LIST 0x002
60 #define Q8_CE_OPCODE_POLL_LIST 0x004
61 #define Q8_CE_OPCODE_POLL_WRITE_LIST 0x008
62 #define Q8_CE_OPCODE_READ_MODIFY_WRITE 0x010
63 #define Q8_CE_OPCODE_SEQ_PAUSE 0x020
64 #define Q8_CE_OPCODE_SEQ_END 0x040
65 #define Q8_CE_OPCODE_TMPLT_END 0x080
66 #define Q8_CE_OPCODE_POLL_RD_LIST 0x100
/freebsd/sys/sys/
H A Dreboot.h39 #define RB_AUTOBOOT 0 /* flags for system auto-booting itself */
41 #define RB_ASKNAME 0x001 /* force prompt of device of root filesystem */
42 #define RB_SINGLE 0x002 /* reboot to single user only */
43 #define RB_NOSYNC 0x004 /* dont sync before reboot */
44 #define RB_HALT 0x008 /* don't reboot, just halt */
45 #define RB_INITNAME 0x010 /* Unused placeholder to specify init path */
46 #define RB_DFLTROOT 0x020 /* use compiled-in rootdev */
47 #define RB_KDB 0x040 /* give control to kernel debugger */
48 #define RB_RDONLY 0x08
[all...]
/freebsd/lib/libc/stdio/
H A Dprintflocal.h38 #define ALT 0x001 /* alternate form */
39 #define LADJUST 0x004 /* left adjustment */
40 #define LONGDBL 0x008 /* long double */
41 #define LONGINT 0x010 /* long integer */
42 #define LLONGINT 0x020 /* long long integer */
43 #define SHORTINT 0x040 /* short integer */
44 #define ZEROPAD 0x080 /* zero (as opposed to blank) pad */
45 #define FPT 0x100 /* Floating point number */
46 #define GROUPING 0x200 /* use grouping ("'" flag) */
48 #define SIZET 0x400 /* size_t */
[all …]

123456789