1[ 2 { 3 "BriefDescription": "Counts the number of read requests and streaming stores that hit in MCDRAM cache and the data in MCDRAM is clean with respect to DDR. This event is only valid in cache and hybrid memory mode.", 4 "Counter": "0,1,2,3", 5 "EventCode": "0x02", 6 "EventName": "UNC_E_EDC_ACCESS.HIT_CLEAN", 7 "PerPkg": "1", 8 "UMask": "0x1", 9 "Unit": "EDC_UCLK" 10 }, 11 { 12 "BriefDescription": "Counts the number of read requests and streaming stores that hit in MCDRAM cache and the data in MCDRAM is dirty with respect to DDR. This event is only valid in cache and hybrid memory mode.", 13 "Counter": "0,1,2,3", 14 "EventCode": "0x02", 15 "EventName": "UNC_E_EDC_ACCESS.HIT_DIRTY", 16 "PerPkg": "1", 17 "UMask": "0x2", 18 "Unit": "EDC_UCLK" 19 }, 20 { 21 "BriefDescription": "Counts the number of read requests and streaming stores that miss in MCDRAM cache and the data evicted from the MCDRAM is clean with respect to DDR. This event is only valid in cache and hybrid memory mode.", 22 "Counter": "0,1,2,3", 23 "EventCode": "0x02", 24 "EventName": "UNC_E_EDC_ACCESS.MISS_CLEAN", 25 "PerPkg": "1", 26 "UMask": "0x4", 27 "Unit": "EDC_UCLK" 28 }, 29 { 30 "BriefDescription": "Counts the number of read requests and streaming stores that miss in MCDRAM cache and the data evicted from the MCDRAM is dirty with respect to DDR. This event is only valid in cache and hybrid memory mode.", 31 "Counter": "0,1,2,3", 32 "EventCode": "0x02", 33 "EventName": "UNC_E_EDC_ACCESS.MISS_DIRTY", 34 "PerPkg": "1", 35 "UMask": "0x8", 36 "Unit": "EDC_UCLK" 37 }, 38 { 39 "BriefDescription": "Number of EDC Hits or Misses. Miss I", 40 "Counter": "0,1,2,3", 41 "EventCode": "0x02", 42 "EventName": "UNC_E_EDC_ACCESS.MISS_INVALID", 43 "PerPkg": "1", 44 "UMask": "0x10", 45 "Unit": "EDC_UCLK" 46 }, 47 { 48 "BriefDescription": "ECLK count", 49 "Counter": "0,1,2,3", 50 "EventName": "UNC_E_E_CLOCKTICKS", 51 "PerPkg": "1", 52 "Unit": "EDC_ECLK" 53 }, 54 { 55 "BriefDescription": "Counts the number of read requests received by the MCDRAM controller. This event is valid in all three memory modes: flat, cache and hybrid. In cache and hybrid memory mode, this event counts all read requests as well as streaming stores that hit or miss in the MCDRAM cache.", 56 "Counter": "0,1,2,3", 57 "EventCode": "0x01", 58 "EventName": "UNC_E_RPQ_INSERTS", 59 "PerPkg": "1", 60 "UMask": "0x1", 61 "Unit": "EDC_ECLK" 62 }, 63 { 64 "BriefDescription": "UCLK count", 65 "Counter": "0,1,2,3", 66 "EventName": "UNC_E_U_CLOCKTICKS", 67 "PerPkg": "1", 68 "Unit": "EDC_UCLK" 69 }, 70 { 71 "BriefDescription": "Counts the number of write requests received by the MCDRAM controller. This event is valid in all three memory modes: flat, cache and hybrid. In cache and hybrid memory mode, this event counts all streaming stores, writebacks and, read requests that miss in MCDRAM cache.", 72 "Counter": "0,1,2,3", 73 "EventCode": "0x02", 74 "EventName": "UNC_E_WPQ_INSERTS", 75 "PerPkg": "1", 76 "UMask": "0x1", 77 "Unit": "EDC_ECLK" 78 }, 79 { 80 "BriefDescription": "CAS All", 81 "Counter": "0,1,2,3", 82 "EventCode": "0x03", 83 "EventName": "UNC_M_CAS_COUNT.ALL", 84 "PerPkg": "1", 85 "UMask": "0x3", 86 "Unit": "iMC_DCLK" 87 }, 88 { 89 "BriefDescription": "CAS Reads", 90 "Counter": "0,1,2,3", 91 "EventCode": "0x03", 92 "EventName": "UNC_M_CAS_COUNT.RD", 93 "PerPkg": "1", 94 "UMask": "0x1", 95 "Unit": "iMC_DCLK" 96 }, 97 { 98 "BriefDescription": "CAS Writes", 99 "Counter": "0,1,2,3", 100 "EventCode": "0x03", 101 "EventName": "UNC_M_CAS_COUNT.WR", 102 "PerPkg": "1", 103 "UMask": "0x2", 104 "Unit": "iMC_DCLK" 105 }, 106 { 107 "BriefDescription": "DCLK count", 108 "Counter": "0,1,2,3", 109 "EventName": "UNC_M_D_CLOCKTICKS", 110 "PerPkg": "1", 111 "Unit": "iMC_DCLK" 112 }, 113 { 114 "BriefDescription": "UCLK count", 115 "Counter": "0,1,2,3", 116 "EventName": "UNC_M_U_CLOCKTICKS", 117 "PerPkg": "1", 118 "Unit": "iMC_UCLK" 119 } 120] 121