1[ 2 { 3 "BriefDescription": "Uncore Clocks", 4 "Counter": "0,1,2,3", 5 "EventName": "UNC_C_CLOCKTICKS", 6 "PerPkg": "1", 7 "Unit": "CBOX" 8 }, 9 { 10 "BriefDescription": "Counter 0 Occupancy", 11 "Counter": "1,2,3", 12 "EventCode": "0x1f", 13 "EventName": "UNC_C_COUNTER0_OCCUPANCY", 14 "PerPkg": "1", 15 "PublicDescription": "Since occupancy counts can only be captured in the Cbo's 0 counter, this event allows a user to capture occupancy related information by filtering the Cb0 occupancy count captured in Counter 0. The filtering available is found in the control register - threshold, invert and edge detect. E.g. setting threshold to 1 can effectively monitor how many cycles the monitored queue has an entry.", 16 "Unit": "CBOX" 17 }, 18 { 19 "Counter": "0,1", 20 "EventCode": "0x21", 21 "EventName": "UNC_C_ISMQ_DRD_MISS_OCC", 22 "PerPkg": "1", 23 "Unit": "CBOX" 24 }, 25 { 26 "BriefDescription": "Cache Lookups; Data Read Request", 27 "Counter": "0,1", 28 "EventCode": "0x34", 29 "EventName": "UNC_C_LLC_LOOKUP.DATA_READ", 30 "PerPkg": "1", 31 "PublicDescription": "Counts the number of times the LLC was accessed - this includes code, data, prefetches and hints coming from L2. This has numerous filters available. Note the non-standard filtering equation. This event will count requests that lookup the cache multiple times with multiple increments. One must ALWAYS set filter mask bit 0 and select a state or states to match. Otherwise, the event will count nothing. CBoGlCtrl[22:18] bits correspond to [FMESI] state.", 32 "UMask": "0x3", 33 "Unit": "CBOX" 34 }, 35 { 36 "BriefDescription": "Cache Lookups; RTID", 37 "Counter": "0,1", 38 "EventCode": "0x34", 39 "EventName": "UNC_C_LLC_LOOKUP.NID", 40 "PerPkg": "1", 41 "PublicDescription": "Counts the number of times the LLC was accessed - this includes code, data, prefetches and hints coming from L2. This has numerous filters available. Note the non-standard filtering equation. This event will count requests that lookup the cache multiple times with multiple increments. One must ALWAYS set filter mask bit 0 and select a state or states to match. Otherwise, the event will count nothing. CBoGlCtrl[22:18] bits correspond to [FMESI] state.", 42 "UMask": "0x41", 43 "Unit": "CBOX" 44 }, 45 { 46 "BriefDescription": "Cache Lookups; External Snoop Request", 47 "Counter": "0,1", 48 "EventCode": "0x34", 49 "EventName": "UNC_C_LLC_LOOKUP.REMOTE_SNOOP", 50 "PerPkg": "1", 51 "PublicDescription": "Counts the number of times the LLC was accessed - this includes code, data, prefetches and hints coming from L2. This has numerous filters available. Note the non-standard filtering equation. This event will count requests that lookup the cache multiple times with multiple increments. One must ALWAYS set filter mask bit 0 and select a state or states to match. Otherwise, the event will count nothing. CBoGlCtrl[22:18] bits correspond to [FMESI] state.", 52 "UMask": "0x9", 53 "Unit": "CBOX" 54 }, 55 { 56 "BriefDescription": "Cache Lookups; Write Requests", 57 "Counter": "0,1", 58 "EventCode": "0x34", 59 "EventName": "UNC_C_LLC_LOOKUP.WRITE", 60 "PerPkg": "1", 61 "PublicDescription": "Counts the number of times the LLC was accessed - this includes code, data, prefetches and hints coming from L2. This has numerous filters available. Note the non-standard filtering equation. This event will count requests that lookup the cache multiple times with multiple increments. One must ALWAYS set filter mask bit 0 and select a state or states to match. Otherwise, the event will count nothing. CBoGlCtrl[22:18] bits correspond to [FMESI] state.", 62 "UMask": "0x5", 63 "Unit": "CBOX" 64 }, 65 { 66 "BriefDescription": "Lines Victimized; Lines in E state", 67 "Counter": "0,1", 68 "EventCode": "0x37", 69 "EventName": "UNC_C_LLC_VICTIMS.E_STATE", 70 "PerPkg": "1", 71 "PublicDescription": "Counts the number of lines that were victimized on a fill. This can be filtered by the state that the line was in.", 72 "UMask": "0x2", 73 "Unit": "CBOX" 74 }, 75 { 76 "BriefDescription": "Lines Victimized", 77 "Counter": "0,1", 78 "EventCode": "0x37", 79 "EventName": "UNC_C_LLC_VICTIMS.MISS", 80 "PerPkg": "1", 81 "PublicDescription": "Counts the number of lines that were victimized on a fill. This can be filtered by the state that the line was in.", 82 "UMask": "0x8", 83 "Unit": "CBOX" 84 }, 85 { 86 "BriefDescription": "Lines Victimized; Lines in M state", 87 "Counter": "0,1", 88 "EventCode": "0x37", 89 "EventName": "UNC_C_LLC_VICTIMS.M_STATE", 90 "PerPkg": "1", 91 "PublicDescription": "Counts the number of lines that were victimized on a fill. This can be filtered by the state that the line was in.", 92 "UMask": "0x1", 93 "Unit": "CBOX" 94 }, 95 { 96 "BriefDescription": "Lines Victimized; Victimized Lines that Match NID", 97 "Counter": "0,1", 98 "EventCode": "0x37", 99 "EventName": "UNC_C_LLC_VICTIMS.NID", 100 "PerPkg": "1", 101 "PublicDescription": "Counts the number of lines that were victimized on a fill. This can be filtered by the state that the line was in.", 102 "UMask": "0x40", 103 "Unit": "CBOX" 104 }, 105 { 106 "BriefDescription": "Lines Victimized; Lines in S State", 107 "Counter": "0,1", 108 "EventCode": "0x37", 109 "EventName": "UNC_C_LLC_VICTIMS.S_STATE", 110 "PerPkg": "1", 111 "PublicDescription": "Counts the number of lines that were victimized on a fill. This can be filtered by the state that the line was in.", 112 "UMask": "0x4", 113 "Unit": "CBOX" 114 }, 115 { 116 "BriefDescription": "Cbo Misc; RFO HitS", 117 "Counter": "0,1", 118 "EventCode": "0x39", 119 "EventName": "UNC_C_MISC.RFO_HIT_S", 120 "PerPkg": "1", 121 "PublicDescription": "Miscellaneous events in the Cbo.", 122 "UMask": "0x8", 123 "Unit": "CBOX" 124 }, 125 { 126 "BriefDescription": "Cbo Misc; Silent Snoop Eviction", 127 "Counter": "0,1", 128 "EventCode": "0x39", 129 "EventName": "UNC_C_MISC.RSPI_WAS_FSE", 130 "PerPkg": "1", 131 "PublicDescription": "Miscellaneous events in the Cbo.", 132 "UMask": "0x1", 133 "Unit": "CBOX" 134 }, 135 { 136 "BriefDescription": "Cbo Misc", 137 "Counter": "0,1", 138 "EventCode": "0x39", 139 "EventName": "UNC_C_MISC.STARTED", 140 "PerPkg": "1", 141 "PublicDescription": "Miscellaneous events in the Cbo.", 142 "UMask": "0x4", 143 "Unit": "CBOX" 144 }, 145 { 146 "BriefDescription": "Cbo Misc; Write Combining Aliasing", 147 "Counter": "0,1", 148 "EventCode": "0x39", 149 "EventName": "UNC_C_MISC.WC_ALIASING", 150 "PerPkg": "1", 151 "PublicDescription": "Miscellaneous events in the Cbo.", 152 "UMask": "0x2", 153 "Unit": "CBOX" 154 }, 155 { 156 "BriefDescription": "AD Ring In Use; Down and Even", 157 "Counter": "2,3", 158 "EventCode": "0x1b", 159 "EventName": "UNC_C_RING_AD_USED.DOWN_EVEN", 160 "PerPkg": "1", 161 "PublicDescription": "Counts the number of cycles that the AD ring is being used at this ring stop. This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop. We really have two rings in JKT -- a clockwise ring and a counter-clockwise ring. On the left side of the ring, the 'UP' direction is on the clockwise ring and 'DN' is on the counter-clockwise ring. On the right side of the ring, this is reversed. The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring. In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.", 162 "UMask": "0x4", 163 "Unit": "CBOX" 164 }, 165 { 166 "BriefDescription": "AD Ring In Use; Down and Odd", 167 "Counter": "2,3", 168 "EventCode": "0x1b", 169 "EventName": "UNC_C_RING_AD_USED.DOWN_ODD", 170 "PerPkg": "1", 171 "PublicDescription": "Counts the number of cycles that the AD ring is being used at this ring stop. This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop. We really have two rings in JKT -- a clockwise ring and a counter-clockwise ring. On the left side of the ring, the 'UP' direction is on the clockwise ring and 'DN' is on the counter-clockwise ring. On the right side of the ring, this is reversed. The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring. In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.", 172 "UMask": "0x8", 173 "Unit": "CBOX" 174 }, 175 { 176 "BriefDescription": "AD Ring In Use; Up and Even", 177 "Counter": "2,3", 178 "EventCode": "0x1b", 179 "EventName": "UNC_C_RING_AD_USED.UP_EVEN", 180 "PerPkg": "1", 181 "PublicDescription": "Counts the number of cycles that the AD ring is being used at this ring stop. This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop. We really have two rings in JKT -- a clockwise ring and a counter-clockwise ring. On the left side of the ring, the 'UP' direction is on the clockwise ring and 'DN' is on the counter-clockwise ring. On the right side of the ring, this is reversed. The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring. In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.", 182 "UMask": "0x1", 183 "Unit": "CBOX" 184 }, 185 { 186 "BriefDescription": "AD Ring In Use; Up and Odd", 187 "Counter": "2,3", 188 "EventCode": "0x1b", 189 "EventName": "UNC_C_RING_AD_USED.UP_ODD", 190 "PerPkg": "1", 191 "PublicDescription": "Counts the number of cycles that the AD ring is being used at this ring stop. This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop. We really have two rings in JKT -- a clockwise ring and a counter-clockwise ring. On the left side of the ring, the 'UP' direction is on the clockwise ring and 'DN' is on the counter-clockwise ring. On the right side of the ring, this is reversed. The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring. In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.", 192 "UMask": "0x2", 193 "Unit": "CBOX" 194 }, 195 { 196 "BriefDescription": "AK Ring In Use; Down and Even", 197 "Counter": "2,3", 198 "EventCode": "0x1c", 199 "EventName": "UNC_C_RING_AK_USED.DOWN_EVEN", 200 "PerPkg": "1", 201 "PublicDescription": "Counts the number of cycles that the AK ring is being used at this ring stop. This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings in JKT -- a clockwise ring and a counter-clockwise ring. On the left side of the ring, the 'UP' direction is on the clockwise ring and 'DN' is on the counter-clockwise ring. On the right side of the ring, this is reversed. The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring. In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.", 202 "UMask": "0x4", 203 "Unit": "CBOX" 204 }, 205 { 206 "BriefDescription": "AK Ring In Use; Down and Odd", 207 "Counter": "2,3", 208 "EventCode": "0x1c", 209 "EventName": "UNC_C_RING_AK_USED.DOWN_ODD", 210 "PerPkg": "1", 211 "PublicDescription": "Counts the number of cycles that the AK ring is being used at this ring stop. This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings in JKT -- a clockwise ring and a counter-clockwise ring. On the left side of the ring, the 'UP' direction is on the clockwise ring and 'DN' is on the counter-clockwise ring. On the right side of the ring, this is reversed. The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring. In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.", 212 "UMask": "0x8", 213 "Unit": "CBOX" 214 }, 215 { 216 "BriefDescription": "AK Ring In Use; Up and Even", 217 "Counter": "2,3", 218 "EventCode": "0x1c", 219 "EventName": "UNC_C_RING_AK_USED.UP_EVEN", 220 "PerPkg": "1", 221 "PublicDescription": "Counts the number of cycles that the AK ring is being used at this ring stop. This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings in JKT -- a clockwise ring and a counter-clockwise ring. On the left side of the ring, the 'UP' direction is on the clockwise ring and 'DN' is on the counter-clockwise ring. On the right side of the ring, this is reversed. The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring. In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.", 222 "UMask": "0x1", 223 "Unit": "CBOX" 224 }, 225 { 226 "BriefDescription": "AK Ring In Use; Up and Odd", 227 "Counter": "2,3", 228 "EventCode": "0x1c", 229 "EventName": "UNC_C_RING_AK_USED.UP_ODD", 230 "PerPkg": "1", 231 "PublicDescription": "Counts the number of cycles that the AK ring is being used at this ring stop. This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings in JKT -- a clockwise ring and a counter-clockwise ring. On the left side of the ring, the 'UP' direction is on the clockwise ring and 'DN' is on the counter-clockwise ring. On the right side of the ring, this is reversed. The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring. In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.", 232 "UMask": "0x2", 233 "Unit": "CBOX" 234 }, 235 { 236 "BriefDescription": "BL Ring in Use; Down and Even", 237 "Counter": "2,3", 238 "EventCode": "0x1d", 239 "EventName": "UNC_C_RING_BL_USED.DOWN_EVEN", 240 "PerPkg": "1", 241 "PublicDescription": "Counts the number of cycles that the BL ring is being used at this ring stop. This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings in JKT -- a clockwise ring and a counter-clockwise ring. On the left side of the ring, the 'UP' direction is on the clockwise ring and 'DN' is on the counter-clockwise ring. On the right side of the ring, this is reversed. The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring. In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.", 242 "UMask": "0x4", 243 "Unit": "CBOX" 244 }, 245 { 246 "BriefDescription": "BL Ring in Use; Down and Odd", 247 "Counter": "2,3", 248 "EventCode": "0x1d", 249 "EventName": "UNC_C_RING_BL_USED.DOWN_ODD", 250 "PerPkg": "1", 251 "PublicDescription": "Counts the number of cycles that the BL ring is being used at this ring stop. This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings in JKT -- a clockwise ring and a counter-clockwise ring. On the left side of the ring, the 'UP' direction is on the clockwise ring and 'DN' is on the counter-clockwise ring. On the right side of the ring, this is reversed. The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring. In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.", 252 "UMask": "0x8", 253 "Unit": "CBOX" 254 }, 255 { 256 "BriefDescription": "BL Ring in Use; Up and Even", 257 "Counter": "2,3", 258 "EventCode": "0x1d", 259 "EventName": "UNC_C_RING_BL_USED.UP_EVEN", 260 "PerPkg": "1", 261 "PublicDescription": "Counts the number of cycles that the BL ring is being used at this ring stop. This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings in JKT -- a clockwise ring and a counter-clockwise ring. On the left side of the ring, the 'UP' direction is on the clockwise ring and 'DN' is on the counter-clockwise ring. On the right side of the ring, this is reversed. The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring. In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.", 262 "UMask": "0x1", 263 "Unit": "CBOX" 264 }, 265 { 266 "BriefDescription": "BL Ring in Use; Up and Odd", 267 "Counter": "2,3", 268 "EventCode": "0x1d", 269 "EventName": "UNC_C_RING_BL_USED.UP_ODD", 270 "PerPkg": "1", 271 "PublicDescription": "Counts the number of cycles that the BL ring is being used at this ring stop. This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings in JKT -- a clockwise ring and a counter-clockwise ring. On the left side of the ring, the 'UP' direction is on the clockwise ring and 'DN' is on the counter-clockwise ring. On the right side of the ring, this is reversed. The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring. In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.", 272 "UMask": "0x2", 273 "Unit": "CBOX" 274 }, 275 { 276 "BriefDescription": "Number of LLC responses that bounced on the Ring.; Acknowledgements to core", 277 "Counter": "0,1", 278 "EventCode": "0x5", 279 "EventName": "UNC_C_RING_BOUNCES.AK_CORE", 280 "PerPkg": "1", 281 "UMask": "0x2", 282 "Unit": "CBOX" 283 }, 284 { 285 "BriefDescription": "Number of LLC responses that bounced on the Ring.; Data Responses to core", 286 "Counter": "0,1", 287 "EventCode": "0x5", 288 "EventName": "UNC_C_RING_BOUNCES.BL_CORE", 289 "PerPkg": "1", 290 "UMask": "0x4", 291 "Unit": "CBOX" 292 }, 293 { 294 "BriefDescription": "Number of LLC responses that bounced on the Ring.; Snoops of processor's cache.", 295 "Counter": "0,1", 296 "EventCode": "0x5", 297 "EventName": "UNC_C_RING_BOUNCES.IV_CORE", 298 "PerPkg": "1", 299 "UMask": "0x8", 300 "Unit": "CBOX" 301 }, 302 { 303 "BriefDescription": "BL Ring in Use; Any", 304 "Counter": "2,3", 305 "EventCode": "0x1e", 306 "EventName": "UNC_C_RING_IV_USED.ANY", 307 "PerPkg": "1", 308 "PublicDescription": "Counts the number of cycles that the IV ring is being used at this ring stop. This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop. There is only 1 IV ring in JKT. Therefore, if one wants to monitor the 'Even' ring, they should select both UP_EVEN and DN_EVEN. To monitor the 'Odd' ring, they should select both UP_ODD and DN_ODD.", 309 "UMask": "0xf", 310 "Unit": "CBOX" 311 }, 312 { 313 "Counter": "0,1", 314 "EventCode": "0x6", 315 "EventName": "UNC_C_RING_SINK_STARVED.AD_CACHE", 316 "PerPkg": "1", 317 "UMask": "0x1", 318 "Unit": "CBOX" 319 }, 320 { 321 "Counter": "0,1", 322 "EventCode": "0x6", 323 "EventName": "UNC_C_RING_SINK_STARVED.AK_CORE", 324 "PerPkg": "1", 325 "UMask": "0x2", 326 "Unit": "CBOX" 327 }, 328 { 329 "Counter": "0,1", 330 "EventCode": "0x6", 331 "EventName": "UNC_C_RING_SINK_STARVED.BL_CORE", 332 "PerPkg": "1", 333 "UMask": "0x4", 334 "Unit": "CBOX" 335 }, 336 { 337 "Counter": "0,1", 338 "EventCode": "0x6", 339 "EventName": "UNC_C_RING_SINK_STARVED.IV_CORE", 340 "PerPkg": "1", 341 "UMask": "0x8", 342 "Unit": "CBOX" 343 }, 344 { 345 "Counter": "0,1", 346 "EventCode": "0x7", 347 "EventName": "UNC_C_RING_SRC_THRTL", 348 "PerPkg": "1", 349 "Unit": "CBOX" 350 }, 351 { 352 "BriefDescription": "Ingress Arbiter Blocking Cycles; IRQ", 353 "Counter": "0,1", 354 "EventCode": "0x12", 355 "EventName": "UNC_C_RxR_EXT_STARVED.IPQ", 356 "PerPkg": "1", 357 "PublicDescription": "Counts cycles in external starvation. This occurs when one of the ingress queues is being starved by the other queues.", 358 "UMask": "0x2", 359 "Unit": "CBOX" 360 }, 361 { 362 "BriefDescription": "Ingress Arbiter Blocking Cycles; IPQ", 363 "Counter": "0,1", 364 "EventCode": "0x12", 365 "EventName": "UNC_C_RxR_EXT_STARVED.IRQ", 366 "PerPkg": "1", 367 "PublicDescription": "Counts cycles in external starvation. This occurs when one of the ingress queues is being starved by the other queues.", 368 "UMask": "0x1", 369 "Unit": "CBOX" 370 }, 371 { 372 "BriefDescription": "Ingress Arbiter Blocking Cycles; ISMQ", 373 "Counter": "0,1", 374 "EventCode": "0x12", 375 "EventName": "UNC_C_RxR_EXT_STARVED.ISMQ", 376 "PerPkg": "1", 377 "PublicDescription": "Counts cycles in external starvation. This occurs when one of the ingress queues is being starved by the other queues.", 378 "UMask": "0x4", 379 "Unit": "CBOX" 380 }, 381 { 382 "BriefDescription": "Ingress Arbiter Blocking Cycles; ISMQ_BID", 383 "Counter": "0,1", 384 "EventCode": "0x12", 385 "EventName": "UNC_C_RxR_EXT_STARVED.ISMQ_BIDS", 386 "PerPkg": "1", 387 "PublicDescription": "Counts cycles in external starvation. This occurs when one of the ingress queues is being starved by the other queues.", 388 "UMask": "0x8", 389 "Unit": "CBOX" 390 }, 391 { 392 "BriefDescription": "Ingress Allocations; IPQ", 393 "Counter": "0,1", 394 "EventCode": "0x13", 395 "EventName": "UNC_C_RxR_INSERTS.IPQ", 396 "PerPkg": "1", 397 "PublicDescription": "Counts number of allocations per cycle into the specified Ingress queue.", 398 "UMask": "0x4", 399 "Unit": "CBOX" 400 }, 401 { 402 "BriefDescription": "Ingress Allocations; IRQ", 403 "Counter": "0,1", 404 "EventCode": "0x13", 405 "EventName": "UNC_C_RxR_INSERTS.IRQ", 406 "PerPkg": "1", 407 "PublicDescription": "Counts number of allocations per cycle into the specified Ingress queue.", 408 "UMask": "0x1", 409 "Unit": "CBOX" 410 }, 411 { 412 "BriefDescription": "Ingress Allocations; IRQ Rejected", 413 "Counter": "0,1", 414 "EventCode": "0x13", 415 "EventName": "UNC_C_RxR_INSERTS.IRQ_REJECTED", 416 "PerPkg": "1", 417 "PublicDescription": "Counts number of allocations per cycle into the specified Ingress queue.", 418 "UMask": "0x2", 419 "Unit": "CBOX" 420 }, 421 { 422 "BriefDescription": "Ingress Allocations; VFIFO", 423 "Counter": "0,1", 424 "EventCode": "0x13", 425 "EventName": "UNC_C_RxR_INSERTS.VFIFO", 426 "PerPkg": "1", 427 "PublicDescription": "Counts number of allocations per cycle into the specified Ingress queue.", 428 "UMask": "0x10", 429 "Unit": "CBOX" 430 }, 431 { 432 "BriefDescription": "Ingress Internal Starvation Cycles; IPQ", 433 "Counter": "0,1", 434 "EventCode": "0x14", 435 "EventName": "UNC_C_RxR_INT_STARVED.IPQ", 436 "PerPkg": "1", 437 "PublicDescription": "Counts cycles in internal starvation. This occurs when one (or more) of the entries in the ingress queue are being starved out by other entries in that queue.", 438 "UMask": "0x4", 439 "Unit": "CBOX" 440 }, 441 { 442 "BriefDescription": "Ingress Internal Starvation Cycles; IRQ", 443 "Counter": "0,1", 444 "EventCode": "0x14", 445 "EventName": "UNC_C_RxR_INT_STARVED.IRQ", 446 "PerPkg": "1", 447 "PublicDescription": "Counts cycles in internal starvation. This occurs when one (or more) of the entries in the ingress queue are being starved out by other entries in that queue.", 448 "UMask": "0x1", 449 "Unit": "CBOX" 450 }, 451 { 452 "BriefDescription": "Ingress Internal Starvation Cycles; ISMQ", 453 "Counter": "0,1", 454 "EventCode": "0x14", 455 "EventName": "UNC_C_RxR_INT_STARVED.ISMQ", 456 "PerPkg": "1", 457 "PublicDescription": "Counts cycles in internal starvation. This occurs when one (or more) of the entries in the ingress queue are being starved out by other entries in that queue.", 458 "UMask": "0x8", 459 "Unit": "CBOX" 460 }, 461 { 462 "BriefDescription": "Probe Queue Retries; Address Conflict", 463 "Counter": "0,1", 464 "EventCode": "0x31", 465 "EventName": "UNC_C_RxR_IPQ_RETRY.ADDR_CONFLICT", 466 "PerPkg": "1", 467 "PublicDescription": "Number of times a snoop (probe) request had to retry. Filters exist to cover some of the common cases retries.", 468 "UMask": "0x4", 469 "Unit": "CBOX" 470 }, 471 { 472 "BriefDescription": "Probe Queue Retries; Any Reject", 473 "Counter": "0,1", 474 "EventCode": "0x31", 475 "EventName": "UNC_C_RxR_IPQ_RETRY.ANY", 476 "PerPkg": "1", 477 "PublicDescription": "Number of times a snoop (probe) request had to retry. Filters exist to cover some of the common cases retries.", 478 "UMask": "0x1", 479 "Unit": "CBOX" 480 }, 481 { 482 "BriefDescription": "Probe Queue Retries; No Egress Credits", 483 "Counter": "0,1", 484 "EventCode": "0x31", 485 "EventName": "UNC_C_RxR_IPQ_RETRY.FULL", 486 "PerPkg": "1", 487 "PublicDescription": "Number of times a snoop (probe) request had to retry. Filters exist to cover some of the common cases retries.", 488 "UMask": "0x2", 489 "Unit": "CBOX" 490 }, 491 { 492 "BriefDescription": "Probe Queue Retries; No QPI Credits", 493 "Counter": "0,1", 494 "EventCode": "0x31", 495 "EventName": "UNC_C_RxR_IPQ_RETRY.QPI_CREDITS", 496 "PerPkg": "1", 497 "PublicDescription": "Number of times a snoop (probe) request had to retry. Filters exist to cover some of the common cases retries.", 498 "UMask": "0x10", 499 "Unit": "CBOX" 500 }, 501 { 502 "BriefDescription": "Ingress Request Queue Rejects; Address Conflict", 503 "Counter": "0,1", 504 "EventCode": "0x32", 505 "EventName": "UNC_C_RxR_IRQ_RETRY.ADDR_CONFLICT", 506 "PerPkg": "1", 507 "UMask": "0x4", 508 "Unit": "CBOX" 509 }, 510 { 511 "BriefDescription": "Ingress Request Queue Rejects; Any Reject", 512 "Counter": "0,1", 513 "EventCode": "0x32", 514 "EventName": "UNC_C_RxR_IRQ_RETRY.ANY", 515 "PerPkg": "1", 516 "UMask": "0x1", 517 "Unit": "CBOX" 518 }, 519 { 520 "BriefDescription": "Ingress Request Queue Rejects; No Egress Credits", 521 "Counter": "0,1", 522 "EventCode": "0x32", 523 "EventName": "UNC_C_RxR_IRQ_RETRY.FULL", 524 "PerPkg": "1", 525 "UMask": "0x2", 526 "Unit": "CBOX" 527 }, 528 { 529 "BriefDescription": "Ingress Request Queue Rejects; No QPI Credits", 530 "Counter": "0,1", 531 "EventCode": "0x32", 532 "EventName": "UNC_C_RxR_IRQ_RETRY.QPI_CREDITS", 533 "PerPkg": "1", 534 "UMask": "0x10", 535 "Unit": "CBOX" 536 }, 537 { 538 "BriefDescription": "Ingress Request Queue Rejects; No RTIDs", 539 "Counter": "0,1", 540 "EventCode": "0x32", 541 "EventName": "UNC_C_RxR_IRQ_RETRY.RTID", 542 "PerPkg": "1", 543 "UMask": "0x8", 544 "Unit": "CBOX" 545 }, 546 { 547 "BriefDescription": "ISMQ Retries; Any Reject", 548 "Counter": "0,1", 549 "EventCode": "0x33", 550 "EventName": "UNC_C_RxR_ISMQ_RETRY.ANY", 551 "PerPkg": "1", 552 "PublicDescription": "Number of times a transaction flowing through the ISMQ had to retry. Transaction pass through the ISMQ as responses for requests that already exist in the Cbo. Some examples include: when data is returned or when snoop responses come back from the cores.", 553 "UMask": "0x1", 554 "Unit": "CBOX" 555 }, 556 { 557 "BriefDescription": "ISMQ Retries; No Egress Credits", 558 "Counter": "0,1", 559 "EventCode": "0x33", 560 "EventName": "UNC_C_RxR_ISMQ_RETRY.FULL", 561 "PerPkg": "1", 562 "PublicDescription": "Number of times a transaction flowing through the ISMQ had to retry. Transaction pass through the ISMQ as responses for requests that already exist in the Cbo. Some examples include: when data is returned or when snoop responses come back from the cores.", 563 "UMask": "0x2", 564 "Unit": "CBOX" 565 }, 566 { 567 "BriefDescription": "ISMQ Retries; No IIO Credits", 568 "Counter": "0,1", 569 "EventCode": "0x33", 570 "EventName": "UNC_C_RxR_ISMQ_RETRY.IIO_CREDITS", 571 "PerPkg": "1", 572 "PublicDescription": "Number of times a transaction flowing through the ISMQ had to retry. Transaction pass through the ISMQ as responses for requests that already exist in the Cbo. Some examples include: when data is returned or when snoop responses come back from the cores.", 573 "UMask": "0x20", 574 "Unit": "CBOX" 575 }, 576 { 577 "BriefDescription": "ISMQ Retries; No QPI Credits", 578 "Counter": "0,1", 579 "EventCode": "0x33", 580 "EventName": "UNC_C_RxR_ISMQ_RETRY.QPI_CREDITS", 581 "PerPkg": "1", 582 "PublicDescription": "Number of times a transaction flowing through the ISMQ had to retry. Transaction pass through the ISMQ as responses for requests that already exist in the Cbo. Some examples include: when data is returned or when snoop responses come back from the cores.", 583 "UMask": "0x10", 584 "Unit": "CBOX" 585 }, 586 { 587 "BriefDescription": "ISMQ Retries; No RTIDs", 588 "Counter": "0,1", 589 "EventCode": "0x33", 590 "EventName": "UNC_C_RxR_ISMQ_RETRY.RTID", 591 "PerPkg": "1", 592 "PublicDescription": "Number of times a transaction flowing through the ISMQ had to retry. Transaction pass through the ISMQ as responses for requests that already exist in the Cbo. Some examples include: when data is returned or when snoop responses come back from the cores.", 593 "UMask": "0x8", 594 "Unit": "CBOX" 595 }, 596 { 597 "BriefDescription": "Ingress Occupancy; IPQ", 598 "Counter": "0", 599 "EventCode": "0x11", 600 "EventName": "UNC_C_RxR_OCCUPANCY.IPQ", 601 "PerPkg": "1", 602 "PublicDescription": "Counts number of entries in the specified Ingress queue in each cycle.", 603 "UMask": "0x4", 604 "Unit": "CBOX" 605 }, 606 { 607 "BriefDescription": "Ingress Occupancy; IRQ", 608 "Counter": "0", 609 "EventCode": "0x11", 610 "EventName": "UNC_C_RxR_OCCUPANCY.IRQ", 611 "PerPkg": "1", 612 "PublicDescription": "Counts number of entries in the specified Ingress queue in each cycle.", 613 "UMask": "0x1", 614 "Unit": "CBOX" 615 }, 616 { 617 "BriefDescription": "Ingress Occupancy; IRQ Rejected", 618 "Counter": "0", 619 "EventCode": "0x11", 620 "EventName": "UNC_C_RxR_OCCUPANCY.IRQ_REJECTED", 621 "PerPkg": "1", 622 "PublicDescription": "Counts number of entries in the specified Ingress queue in each cycle.", 623 "UMask": "0x2", 624 "Unit": "CBOX" 625 }, 626 { 627 "BriefDescription": "Ingress Occupancy; VFIFO", 628 "Counter": "0", 629 "EventCode": "0x11", 630 "EventName": "UNC_C_RxR_OCCUPANCY.VFIFO", 631 "PerPkg": "1", 632 "PublicDescription": "Counts number of entries in the specified Ingress queue in each cycle.", 633 "UMask": "0x10", 634 "Unit": "CBOX" 635 }, 636 { 637 "BriefDescription": "TOR Inserts; Evictions", 638 "Counter": "0,1", 639 "EventCode": "0x35", 640 "EventName": "UNC_C_TOR_INSERTS.EVICTION", 641 "PerPkg": "1", 642 "PublicDescription": "Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent. There are a number of subevent 'filters' but only a subset of the subevent combinations are valid. Subevents that require an opcode or NID match require the Cn_MSR_PMON_BOX_FILTER.{opc, nid} field to be set. If, for example, one wanted to count DRD Local Misses, one should select 'MISS_OPC_MATCH' and set Cn_MSR_PMON_BOX_FILTER.opc to DRD (0x182).", 643 "UMask": "0x4", 644 "Unit": "CBOX" 645 }, 646 { 647 "BriefDescription": "TOR Inserts; Miss All", 648 "Counter": "0,1", 649 "EventCode": "0x35", 650 "EventName": "UNC_C_TOR_INSERTS.MISS_ALL", 651 "PerPkg": "1", 652 "PublicDescription": "Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent. There are a number of subevent 'filters' but only a subset of the subevent combinations are valid. Subevents that require an opcode or NID match require the Cn_MSR_PMON_BOX_FILTER.{opc, nid} field to be set. If, for example, one wanted to count DRD Local Misses, one should select 'MISS_OPC_MATCH' and set Cn_MSR_PMON_BOX_FILTER.opc to DRD (0x182).", 653 "UMask": "0xa", 654 "Unit": "CBOX" 655 }, 656 { 657 "BriefDescription": "TOR Inserts; Miss Opcode Match", 658 "Counter": "0,1", 659 "EventCode": "0x35", 660 "EventName": "UNC_C_TOR_INSERTS.MISS_OPCODE", 661 "PerPkg": "1", 662 "PublicDescription": "Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent. There are a number of subevent 'filters' but only a subset of the subevent combinations are valid. Subevents that require an opcode or NID match require the Cn_MSR_PMON_BOX_FILTER.{opc, nid} field to be set. If, for example, one wanted to count DRD Local Misses, one should select 'MISS_OPC_MATCH' and set Cn_MSR_PMON_BOX_FILTER.opc to DRD (0x182).", 663 "UMask": "0x3", 664 "Unit": "CBOX" 665 }, 666 { 667 "BriefDescription": "TOR Inserts; NID Matched", 668 "Counter": "0,1", 669 "EventCode": "0x35", 670 "EventName": "UNC_C_TOR_INSERTS.NID_ALL", 671 "PerPkg": "1", 672 "PublicDescription": "Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent. There are a number of subevent 'filters' but only a subset of the subevent combinations are valid. Subevents that require an opcode or NID match require the Cn_MSR_PMON_BOX_FILTER.{opc, nid} field to be set. If, for example, one wanted to count DRD Local Misses, one should select 'MISS_OPC_MATCH' and set Cn_MSR_PMON_BOX_FILTER.opc to DRD (0x182).", 673 "UMask": "0x48", 674 "Unit": "CBOX" 675 }, 676 { 677 "BriefDescription": "TOR Inserts; NID Matched Evictions", 678 "Counter": "0,1", 679 "EventCode": "0x35", 680 "EventName": "UNC_C_TOR_INSERTS.NID_EVICTION", 681 "PerPkg": "1", 682 "PublicDescription": "Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent. There are a number of subevent 'filters' but only a subset of the subevent combinations are valid. Subevents that require an opcode or NID match require the Cn_MSR_PMON_BOX_FILTER.{opc, nid} field to be set. If, for example, one wanted to count DRD Local Misses, one should select 'MISS_OPC_MATCH' and set Cn_MSR_PMON_BOX_FILTER.opc to DRD (0x182).", 683 "UMask": "0x44", 684 "Unit": "CBOX" 685 }, 686 { 687 "BriefDescription": "TOR Inserts; NID Matched Miss All", 688 "Counter": "0,1", 689 "EventCode": "0x35", 690 "EventName": "UNC_C_TOR_INSERTS.NID_MISS_ALL", 691 "PerPkg": "1", 692 "PublicDescription": "Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent. There are a number of subevent 'filters' but only a subset of the subevent combinations are valid. Subevents that require an opcode or NID match require the Cn_MSR_PMON_BOX_FILTER.{opc, nid} field to be set. If, for example, one wanted to count DRD Local Misses, one should select 'MISS_OPC_MATCH' and set Cn_MSR_PMON_BOX_FILTER.opc to DRD (0x182).", 693 "UMask": "0x4a", 694 "Unit": "CBOX" 695 }, 696 { 697 "BriefDescription": "TOR Inserts; NID and Opcode Matched Miss", 698 "Counter": "0,1", 699 "EventCode": "0x35", 700 "EventName": "UNC_C_TOR_INSERTS.NID_MISS_OPCODE", 701 "PerPkg": "1", 702 "PublicDescription": "Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent. There are a number of subevent 'filters' but only a subset of the subevent combinations are valid. Subevents that require an opcode or NID match require the Cn_MSR_PMON_BOX_FILTER.{opc, nid} field to be set. If, for example, one wanted to count DRD Local Misses, one should select 'MISS_OPC_MATCH' and set Cn_MSR_PMON_BOX_FILTER.opc to DRD (0x182).", 703 "UMask": "0x43", 704 "Unit": "CBOX" 705 }, 706 { 707 "BriefDescription": "TOR Inserts; NID and Opcode Matched", 708 "Counter": "0,1", 709 "EventCode": "0x35", 710 "EventName": "UNC_C_TOR_INSERTS.NID_OPCODE", 711 "PerPkg": "1", 712 "PublicDescription": "Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent. There are a number of subevent 'filters' but only a subset of the subevent combinations are valid. Subevents that require an opcode or NID match require the Cn_MSR_PMON_BOX_FILTER.{opc, nid} field to be set. If, for example, one wanted to count DRD Local Misses, one should select 'MISS_OPC_MATCH' and set Cn_MSR_PMON_BOX_FILTER.opc to DRD (0x182).", 713 "UMask": "0x41", 714 "Unit": "CBOX" 715 }, 716 { 717 "BriefDescription": "TOR Inserts; NID Matched Writebacks", 718 "Counter": "0,1", 719 "EventCode": "0x35", 720 "EventName": "UNC_C_TOR_INSERTS.NID_WB", 721 "PerPkg": "1", 722 "PublicDescription": "Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent. There are a number of subevent 'filters' but only a subset of the subevent combinations are valid. Subevents that require an opcode or NID match require the Cn_MSR_PMON_BOX_FILTER.{opc, nid} field to be set. If, for example, one wanted to count DRD Local Misses, one should select 'MISS_OPC_MATCH' and set Cn_MSR_PMON_BOX_FILTER.opc to DRD (0x182).", 723 "UMask": "0x50", 724 "Unit": "CBOX" 725 }, 726 { 727 "BriefDescription": "TOR Inserts; Opcode Match", 728 "Counter": "0,1", 729 "EventCode": "0x35", 730 "EventName": "UNC_C_TOR_INSERTS.OPCODE", 731 "PerPkg": "1", 732 "PublicDescription": "Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent. There are a number of subevent 'filters' but only a subset of the subevent combinations are valid. Subevents that require an opcode or NID match require the Cn_MSR_PMON_BOX_FILTER.{opc, nid} field to be set. If, for example, one wanted to count DRD Local Misses, one should select 'MISS_OPC_MATCH' and set Cn_MSR_PMON_BOX_FILTER.opc to DRD (0x182).", 733 "UMask": "0x1", 734 "Unit": "CBOX" 735 }, 736 { 737 "BriefDescription": "TOR Inserts; Writebacks", 738 "Counter": "0,1", 739 "EventCode": "0x35", 740 "EventName": "UNC_C_TOR_INSERTS.WB", 741 "PerPkg": "1", 742 "PublicDescription": "Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent. There are a number of subevent 'filters' but only a subset of the subevent combinations are valid. Subevents that require an opcode or NID match require the Cn_MSR_PMON_BOX_FILTER.{opc, nid} field to be set. If, for example, one wanted to count DRD Local Misses, one should select 'MISS_OPC_MATCH' and set Cn_MSR_PMON_BOX_FILTER.opc to DRD (0x182).", 743 "UMask": "0x10", 744 "Unit": "CBOX" 745 }, 746 { 747 "BriefDescription": "TOR Occupancy; Any", 748 "Counter": "0", 749 "EventCode": "0x36", 750 "EventName": "UNC_C_TOR_OCCUPANCY.ALL", 751 "PerPkg": "1", 752 "PublicDescription": "For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent. There are a number of subevent 'filters' but only a subset of the subevent combinations are valid. Subevents that require an opcode or NID match require the Cn_MSR_PMON_BOX_FILTER.{opc, nid} field to be set. If, for example, one wanted to count DRD Local Misses, one should select 'MISS_OPC_MATCH' and set Cn_MSR_PMON_BOX_FILTER.opc to DRD (0x182)", 753 "UMask": "0x8", 754 "Unit": "CBOX" 755 }, 756 { 757 "BriefDescription": "TOR Occupancy; Evictions", 758 "Counter": "0", 759 "EventCode": "0x36", 760 "EventName": "UNC_C_TOR_OCCUPANCY.EVICTION", 761 "PerPkg": "1", 762 "PublicDescription": "For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent. There are a number of subevent 'filters' but only a subset of the subevent combinations are valid. Subevents that require an opcode or NID match require the Cn_MSR_PMON_BOX_FILTER.{opc, nid} field to be set. If, for example, one wanted to count DRD Local Misses, one should select 'MISS_OPC_MATCH' and set Cn_MSR_PMON_BOX_FILTER.opc to DRD (0x182)", 763 "UMask": "0x4", 764 "Unit": "CBOX" 765 }, 766 { 767 "BriefDescription": "TOR Occupancy; Miss All", 768 "Counter": "0", 769 "EventCode": "0x36", 770 "EventName": "UNC_C_TOR_OCCUPANCY.MISS_ALL", 771 "PerPkg": "1", 772 "PublicDescription": "For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent. There are a number of subevent 'filters' but only a subset of the subevent combinations are valid. Subevents that require an opcode or NID match require the Cn_MSR_PMON_BOX_FILTER.{opc, nid} field to be set. If, for example, one wanted to count DRD Local Misses, one should select 'MISS_OPC_MATCH' and set Cn_MSR_PMON_BOX_FILTER.opc to DRD (0x182)", 773 "UMask": "0xa", 774 "Unit": "CBOX" 775 }, 776 { 777 "BriefDescription": "TOR Occupancy; Miss Opcode Match", 778 "Counter": "0", 779 "EventCode": "0x36", 780 "EventName": "UNC_C_TOR_OCCUPANCY.MISS_OPCODE", 781 "PerPkg": "1", 782 "PublicDescription": "For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent. There are a number of subevent 'filters' but only a subset of the subevent combinations are valid. Subevents that require an opcode or NID match require the Cn_MSR_PMON_BOX_FILTER.{opc, nid} field to be set. If, for example, one wanted to count DRD Local Misses, one should select 'MISS_OPC_MATCH' and set Cn_MSR_PMON_BOX_FILTER.opc to DRD (0x182)", 783 "UMask": "0x3", 784 "Unit": "CBOX" 785 }, 786 { 787 "BriefDescription": "TOR Occupancy; NID Matched", 788 "Counter": "0", 789 "EventCode": "0x36", 790 "EventName": "UNC_C_TOR_OCCUPANCY.NID_ALL", 791 "PerPkg": "1", 792 "PublicDescription": "For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent. There are a number of subevent 'filters' but only a subset of the subevent combinations are valid. Subevents that require an opcode or NID match require the Cn_MSR_PMON_BOX_FILTER.{opc, nid} field to be set. If, for example, one wanted to count DRD Local Misses, one should select 'MISS_OPC_MATCH' and set Cn_MSR_PMON_BOX_FILTER.opc to DRD (0x182)", 793 "UMask": "0x48", 794 "Unit": "CBOX" 795 }, 796 { 797 "BriefDescription": "TOR Occupancy; NID Matched Evictions", 798 "Counter": "0", 799 "EventCode": "0x36", 800 "EventName": "UNC_C_TOR_OCCUPANCY.NID_EVICTION", 801 "PerPkg": "1", 802 "PublicDescription": "For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent. There are a number of subevent 'filters' but only a subset of the subevent combinations are valid. Subevents that require an opcode or NID match require the Cn_MSR_PMON_BOX_FILTER.{opc, nid} field to be set. If, for example, one wanted to count DRD Local Misses, one should select 'MISS_OPC_MATCH' and set Cn_MSR_PMON_BOX_FILTER.opc to DRD (0x182)", 803 "UMask": "0x44", 804 "Unit": "CBOX" 805 }, 806 { 807 "BriefDescription": "TOR Occupancy; NID Matched", 808 "Counter": "0", 809 "EventCode": "0x36", 810 "EventName": "UNC_C_TOR_OCCUPANCY.NID_MISS_ALL", 811 "PerPkg": "1", 812 "PublicDescription": "For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent. There are a number of subevent 'filters' but only a subset of the subevent combinations are valid. Subevents that require an opcode or NID match require the Cn_MSR_PMON_BOX_FILTER.{opc, nid} field to be set. If, for example, one wanted to count DRD Local Misses, one should select 'MISS_OPC_MATCH' and set Cn_MSR_PMON_BOX_FILTER.opc to DRD (0x182)", 813 "UMask": "0x4a", 814 "Unit": "CBOX" 815 }, 816 { 817 "BriefDescription": "TOR Occupancy; NID and Opcode Matched Miss", 818 "Counter": "0", 819 "EventCode": "0x36", 820 "EventName": "UNC_C_TOR_OCCUPANCY.NID_MISS_OPCODE", 821 "PerPkg": "1", 822 "PublicDescription": "For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent. There are a number of subevent 'filters' but only a subset of the subevent combinations are valid. Subevents that require an opcode or NID match require the Cn_MSR_PMON_BOX_FILTER.{opc, nid} field to be set. If, for example, one wanted to count DRD Local Misses, one should select 'MISS_OPC_MATCH' and set Cn_MSR_PMON_BOX_FILTER.opc to DRD (0x182)", 823 "UMask": "0x43", 824 "Unit": "CBOX" 825 }, 826 { 827 "BriefDescription": "TOR Occupancy; NID and Opcode Matched", 828 "Counter": "0", 829 "EventCode": "0x36", 830 "EventName": "UNC_C_TOR_OCCUPANCY.NID_OPCODE", 831 "PerPkg": "1", 832 "PublicDescription": "For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent. There are a number of subevent 'filters' but only a subset of the subevent combinations are valid. Subevents that require an opcode or NID match require the Cn_MSR_PMON_BOX_FILTER.{opc, nid} field to be set. If, for example, one wanted to count DRD Local Misses, one should select 'MISS_OPC_MATCH' and set Cn_MSR_PMON_BOX_FILTER.opc to DRD (0x182)", 833 "UMask": "0x41", 834 "Unit": "CBOX" 835 }, 836 { 837 "BriefDescription": "TOR Occupancy; Opcode Match", 838 "Counter": "0", 839 "EventCode": "0x36", 840 "EventName": "UNC_C_TOR_OCCUPANCY.OPCODE", 841 "PerPkg": "1", 842 "PublicDescription": "For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent. There are a number of subevent 'filters' but only a subset of the subevent combinations are valid. Subevents that require an opcode or NID match require the Cn_MSR_PMON_BOX_FILTER.{opc, nid} field to be set. If, for example, one wanted to count DRD Local Misses, one should select 'MISS_OPC_MATCH' and set Cn_MSR_PMON_BOX_FILTER.opc to DRD (0x182)", 843 "UMask": "0x1", 844 "Unit": "CBOX" 845 }, 846 { 847 "Counter": "0,1", 848 "EventCode": "0x4", 849 "EventName": "UNC_C_TxR_ADS_USED", 850 "PerPkg": "1", 851 "Unit": "CBOX" 852 }, 853 { 854 "BriefDescription": "Egress Allocations; AD - Cachebo", 855 "Counter": "0,1", 856 "EventCode": "0x2", 857 "EventName": "UNC_C_TxR_INSERTS.AD_CACHE", 858 "PerPkg": "1", 859 "PublicDescription": "Number of allocations into the Cbo Egress. The Egress is used to queue up requests destined for the ring.", 860 "UMask": "0x1", 861 "Unit": "CBOX" 862 }, 863 { 864 "BriefDescription": "Egress Allocations; AD - Corebo", 865 "Counter": "0,1", 866 "EventCode": "0x2", 867 "EventName": "UNC_C_TxR_INSERTS.AD_CORE", 868 "PerPkg": "1", 869 "PublicDescription": "Number of allocations into the Cbo Egress. The Egress is used to queue up requests destined for the ring.", 870 "UMask": "0x10", 871 "Unit": "CBOX" 872 }, 873 { 874 "BriefDescription": "Egress Allocations; AK - Cachebo", 875 "Counter": "0,1", 876 "EventCode": "0x2", 877 "EventName": "UNC_C_TxR_INSERTS.AK_CACHE", 878 "PerPkg": "1", 879 "PublicDescription": "Number of allocations into the Cbo Egress. The Egress is used to queue up requests destined for the ring.", 880 "UMask": "0x2", 881 "Unit": "CBOX" 882 }, 883 { 884 "BriefDescription": "Egress Allocations; AK - Corebo", 885 "Counter": "0,1", 886 "EventCode": "0x2", 887 "EventName": "UNC_C_TxR_INSERTS.AK_CORE", 888 "PerPkg": "1", 889 "PublicDescription": "Number of allocations into the Cbo Egress. The Egress is used to queue up requests destined for the ring.", 890 "UMask": "0x20", 891 "Unit": "CBOX" 892 }, 893 { 894 "BriefDescription": "Egress Allocations; BL - Cacheno", 895 "Counter": "0,1", 896 "EventCode": "0x2", 897 "EventName": "UNC_C_TxR_INSERTS.BL_CACHE", 898 "PerPkg": "1", 899 "PublicDescription": "Number of allocations into the Cbo Egress. The Egress is used to queue up requests destined for the ring.", 900 "UMask": "0x4", 901 "Unit": "CBOX" 902 }, 903 { 904 "BriefDescription": "Egress Allocations; BL - Corebo", 905 "Counter": "0,1", 906 "EventCode": "0x2", 907 "EventName": "UNC_C_TxR_INSERTS.BL_CORE", 908 "PerPkg": "1", 909 "PublicDescription": "Number of allocations into the Cbo Egress. The Egress is used to queue up requests destined for the ring.", 910 "UMask": "0x40", 911 "Unit": "CBOX" 912 }, 913 { 914 "BriefDescription": "Egress Allocations; IV - Cachebo", 915 "Counter": "0,1", 916 "EventCode": "0x2", 917 "EventName": "UNC_C_TxR_INSERTS.IV_CACHE", 918 "PerPkg": "1", 919 "PublicDescription": "Number of allocations into the Cbo Egress. The Egress is used to queue up requests destined for the ring.", 920 "UMask": "0x8", 921 "Unit": "CBOX" 922 }, 923 { 924 "BriefDescription": "Injection Starvation; Onto AK Ring", 925 "Counter": "0,1", 926 "EventCode": "0x3", 927 "EventName": "UNC_C_TxR_STARVED.AK", 928 "PerPkg": "1", 929 "PublicDescription": "Counts injection starvation. This starvation is triggered when the Egress cannot send a transaction onto the ring for a long period of time.", 930 "UMask": "0x2", 931 "Unit": "CBOX" 932 }, 933 { 934 "BriefDescription": "Injection Starvation; Onto BL Ring", 935 "Counter": "0,1", 936 "EventCode": "0x3", 937 "EventName": "UNC_C_TxR_STARVED.BL", 938 "PerPkg": "1", 939 "PublicDescription": "Counts injection starvation. This starvation is triggered when the Egress cannot send a transaction onto the ring for a long period of time.", 940 "UMask": "0x4", 941 "Unit": "CBOX" 942 }, 943 { 944 "BriefDescription": "HA to iMC Bypass; Not Taken", 945 "Counter": "0,1,2,3", 946 "EventCode": "0x14", 947 "EventName": "UNC_H_BYPASS_IMC.NOT_TAKEN", 948 "PerPkg": "1", 949 "PublicDescription": "Counts the number of times when the HA was able to bypass was attempted. This is a latency optimization for situations when there is light loadings on the memory subsystem. This can be filted by when the bypass was taken and when it was not.", 950 "UMask": "0x2", 951 "Unit": "HA" 952 }, 953 { 954 "BriefDescription": "HA to iMC Bypass; Taken", 955 "Counter": "0,1,2,3", 956 "EventCode": "0x14", 957 "EventName": "UNC_H_BYPASS_IMC.TAKEN", 958 "PerPkg": "1", 959 "PublicDescription": "Counts the number of times when the HA was able to bypass was attempted. This is a latency optimization for situations when there is light loadings on the memory subsystem. This can be filted by when the bypass was taken and when it was not.", 960 "UMask": "0x1", 961 "Unit": "HA" 962 }, 963 { 964 "BriefDescription": "uclks", 965 "Counter": "0,1,2,3", 966 "EventName": "UNC_H_CLOCKTICKS", 967 "PerPkg": "1", 968 "PublicDescription": "Counts the number of uclks in the HA. This will be slightly different than the count in the Ubox because of enable/freeze delays. The HA is on the other side of the die from the fixed Ubox uclk counter, so the drift could be somewhat larger than in units that are closer like the QPI Agent.", 969 "Unit": "HA" 970 }, 971 { 972 "BriefDescription": "Conflict Checks; Conflict Detected", 973 "Counter": "0,1,2,3", 974 "EventCode": "0xb", 975 "EventName": "UNC_H_CONFLICT_CYCLES.CONFLICT", 976 "PerPkg": "1", 977 "UMask": "0x2", 978 "Unit": "HA" 979 }, 980 { 981 "BriefDescription": "Conflict Checks; No Conflict", 982 "Counter": "0,1,2,3", 983 "EventCode": "0xb", 984 "EventName": "UNC_H_CONFLICT_CYCLES.NO_CONFLICT", 985 "PerPkg": "1", 986 "UMask": "0x1", 987 "Unit": "HA" 988 }, 989 { 990 "BriefDescription": "Direct2Core Messages Sent", 991 "Counter": "0,1,2,3", 992 "EventCode": "0x11", 993 "EventName": "UNC_H_DIRECT2CORE_COUNT", 994 "PerPkg": "1", 995 "PublicDescription": "Number of Direct2Core messages sent", 996 "Unit": "HA" 997 }, 998 { 999 "BriefDescription": "Cycles when Direct2Core was Disabled", 1000 "Counter": "0,1,2,3", 1001 "EventCode": "0x12", 1002 "EventName": "UNC_H_DIRECT2CORE_CYCLES_DISABLED", 1003 "PerPkg": "1", 1004 "PublicDescription": "Number of cycles in which Direct2Core was disabled", 1005 "Unit": "HA" 1006 }, 1007 { 1008 "BriefDescription": "Number of Reads that had Direct2Core Overridden", 1009 "Counter": "0,1,2,3", 1010 "EventCode": "0x13", 1011 "EventName": "UNC_H_DIRECT2CORE_TXN_OVERRIDE", 1012 "PerPkg": "1", 1013 "PublicDescription": "Number of Reads where Direct2Core overridden", 1014 "Unit": "HA" 1015 }, 1016 { 1017 "BriefDescription": "Directory Lookups; Snoop Not Needed", 1018 "Counter": "0,1,2,3", 1019 "EventCode": "0xc", 1020 "EventName": "UNC_H_DIRECTORY_LOOKUP.NO_SNP", 1021 "PerPkg": "1", 1022 "PublicDescription": "Counts the number of transactions that looked up the directory. Can be filtered by requests that had to snoop and those that did not have to.", 1023 "UMask": "0x2", 1024 "Unit": "HA" 1025 }, 1026 { 1027 "BriefDescription": "Directory Lookups; Snoop Needed", 1028 "Counter": "0,1,2,3", 1029 "EventCode": "0xc", 1030 "EventName": "UNC_H_DIRECTORY_LOOKUP.SNP", 1031 "PerPkg": "1", 1032 "PublicDescription": "Counts the number of transactions that looked up the directory. Can be filtered by requests that had to snoop and those that did not have to.", 1033 "UMask": "0x1", 1034 "Unit": "HA" 1035 }, 1036 { 1037 "BriefDescription": "Directory Updates; Any Directory Update", 1038 "Counter": "0,1,2,3", 1039 "EventCode": "0xd", 1040 "EventName": "UNC_H_DIRECTORY_UPDATE.ANY", 1041 "PerPkg": "1", 1042 "PublicDescription": "Counts the number of directory updates that were required. These result in writes to the memory controller. This can be filtered by directory sets and directory clears.", 1043 "UMask": "0x3", 1044 "Unit": "HA" 1045 }, 1046 { 1047 "BriefDescription": "Directory Updates; Directory Clear", 1048 "Counter": "0,1,2,3", 1049 "EventCode": "0xd", 1050 "EventName": "UNC_H_DIRECTORY_UPDATE.CLEAR", 1051 "PerPkg": "1", 1052 "PublicDescription": "Counts the number of directory updates that were required. These result in writes to the memory controller. This can be filtered by directory sets and directory clears.", 1053 "UMask": "0x2", 1054 "Unit": "HA" 1055 }, 1056 { 1057 "BriefDescription": "Directory Updates; Directory Set", 1058 "Counter": "0,1,2,3", 1059 "EventCode": "0xd", 1060 "EventName": "UNC_H_DIRECTORY_UPDATE.SET", 1061 "PerPkg": "1", 1062 "PublicDescription": "Counts the number of directory updates that were required. These result in writes to the memory controller. This can be filtered by directory sets and directory clears.", 1063 "UMask": "0x1", 1064 "Unit": "HA" 1065 }, 1066 { 1067 "BriefDescription": "Cycles without QPI Ingress Credits; AD to QPI Link 0", 1068 "Counter": "0,1,2,3", 1069 "EventCode": "0x22", 1070 "EventName": "UNC_H_IGR_NO_CREDIT_CYCLES.AD_QPI0", 1071 "PerPkg": "1", 1072 "PublicDescription": "Counts the number of cycles when the HA does not have credits to send messages to the QPI Agent. This can be filtered by the different credit pools and the different links.", 1073 "UMask": "0x1", 1074 "Unit": "HA" 1075 }, 1076 { 1077 "BriefDescription": "Cycles without QPI Ingress Credits; AD to QPI Link 1", 1078 "Counter": "0,1,2,3", 1079 "EventCode": "0x22", 1080 "EventName": "UNC_H_IGR_NO_CREDIT_CYCLES.AD_QPI1", 1081 "PerPkg": "1", 1082 "PublicDescription": "Counts the number of cycles when the HA does not have credits to send messages to the QPI Agent. This can be filtered by the different credit pools and the different links.", 1083 "UMask": "0x2", 1084 "Unit": "HA" 1085 }, 1086 { 1087 "BriefDescription": "Cycles without QPI Ingress Credits; BL to QPI Link 0", 1088 "Counter": "0,1,2,3", 1089 "EventCode": "0x22", 1090 "EventName": "UNC_H_IGR_NO_CREDIT_CYCLES.BL_QPI0", 1091 "PerPkg": "1", 1092 "PublicDescription": "Counts the number of cycles when the HA does not have credits to send messages to the QPI Agent. This can be filtered by the different credit pools and the different links.", 1093 "UMask": "0x4", 1094 "Unit": "HA" 1095 }, 1096 { 1097 "BriefDescription": "Cycles without QPI Ingress Credits; BL to QPI Link 1", 1098 "Counter": "0,1,2,3", 1099 "EventCode": "0x22", 1100 "EventName": "UNC_H_IGR_NO_CREDIT_CYCLES.BL_QPI1", 1101 "PerPkg": "1", 1102 "PublicDescription": "Counts the number of cycles when the HA does not have credits to send messages to the QPI Agent. This can be filtered by the different credit pools and the different links.", 1103 "UMask": "0x8", 1104 "Unit": "HA" 1105 }, 1106 { 1107 "BriefDescription": "Retry Events", 1108 "Counter": "0,1,2,3", 1109 "EventCode": "0x1e", 1110 "EventName": "UNC_H_IMC_RETRY", 1111 "PerPkg": "1", 1112 "Unit": "HA" 1113 }, 1114 { 1115 "BriefDescription": "HA to iMC Full Line Writes Issued; All Writes", 1116 "Counter": "0,1,2,3", 1117 "EventCode": "0x1a", 1118 "EventName": "UNC_H_IMC_WRITES.ALL", 1119 "PerPkg": "1", 1120 "PublicDescription": "Counts the total number of full line writes issued from the HA into the memory controller. This counts for all four channels. It can be filtered by full/partial and ISOCH/non-ISOCH.", 1121 "UMask": "0xf", 1122 "Unit": "HA" 1123 }, 1124 { 1125 "BriefDescription": "HA to iMC Full Line Writes Issued; Full Line Non-ISOCH", 1126 "Counter": "0,1,2,3", 1127 "EventCode": "0x1a", 1128 "EventName": "UNC_H_IMC_WRITES.FULL", 1129 "PerPkg": "1", 1130 "PublicDescription": "Counts the total number of full line writes issued from the HA into the memory controller. This counts for all four channels. It can be filtered by full/partial and ISOCH/non-ISOCH.", 1131 "UMask": "0x1", 1132 "Unit": "HA" 1133 }, 1134 { 1135 "BriefDescription": "HA to iMC Full Line Writes Issued; ISOCH Full Line", 1136 "Counter": "0,1,2,3", 1137 "EventCode": "0x1a", 1138 "EventName": "UNC_H_IMC_WRITES.FULL_ISOCH", 1139 "PerPkg": "1", 1140 "PublicDescription": "Counts the total number of full line writes issued from the HA into the memory controller. This counts for all four channels. It can be filtered by full/partial and ISOCH/non-ISOCH.", 1141 "UMask": "0x4", 1142 "Unit": "HA" 1143 }, 1144 { 1145 "BriefDescription": "HA to iMC Full Line Writes Issued; Partial Non-ISOCH", 1146 "Counter": "0,1,2,3", 1147 "EventCode": "0x1a", 1148 "EventName": "UNC_H_IMC_WRITES.PARTIAL", 1149 "PerPkg": "1", 1150 "PublicDescription": "Counts the total number of full line writes issued from the HA into the memory controller. This counts for all four channels. It can be filtered by full/partial and ISOCH/non-ISOCH.", 1151 "UMask": "0x2", 1152 "Unit": "HA" 1153 }, 1154 { 1155 "BriefDescription": "HA to iMC Full Line Writes Issued; ISOCH Partial", 1156 "Counter": "0,1,2,3", 1157 "EventCode": "0x1a", 1158 "EventName": "UNC_H_IMC_WRITES.PARTIAL_ISOCH", 1159 "PerPkg": "1", 1160 "PublicDescription": "Counts the total number of full line writes issued from the HA into the memory controller. This counts for all four channels. It can be filtered by full/partial and ISOCH/non-ISOCH.", 1161 "UMask": "0x8", 1162 "Unit": "HA" 1163 }, 1164 { 1165 "BriefDescription": "Read and Write Requests; Reads", 1166 "Counter": "0,1,2,3", 1167 "EventCode": "0x1", 1168 "EventName": "UNC_H_REQUESTS.READS", 1169 "PerPkg": "1", 1170 "PublicDescription": "Counts the total number of read requests made into the Home Agent. Reads include all read opcodes (including RFO). Writes include all writes (streaming, evictions, HitM, etc).", 1171 "UMask": "0x3", 1172 "Unit": "HA" 1173 }, 1174 { 1175 "BriefDescription": "Read and Write Requests; Writes", 1176 "Counter": "0,1,2,3", 1177 "EventCode": "0x1", 1178 "EventName": "UNC_H_REQUESTS.WRITES", 1179 "PerPkg": "1", 1180 "PublicDescription": "Counts the total number of read requests made into the Home Agent. Reads include all read opcodes (including RFO). Writes include all writes (streaming, evictions, HitM, etc).", 1181 "UMask": "0xc", 1182 "Unit": "HA" 1183 }, 1184 { 1185 "BriefDescription": "HA AD Ring in Use; Counterclockwise and Even", 1186 "Counter": "0,1,2,3", 1187 "EventCode": "0x3e", 1188 "EventName": "UNC_H_RING_AD_USED.CCW_EVEN", 1189 "PerPkg": "1", 1190 "PublicDescription": "Counts the number of cycles that the AD ring is being used at this ring stop. This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.", 1191 "UMask": "0x4", 1192 "Unit": "HA" 1193 }, 1194 { 1195 "BriefDescription": "HA AD Ring in Use; Counterclockwise and Odd", 1196 "Counter": "0,1,2,3", 1197 "EventCode": "0x3e", 1198 "EventName": "UNC_H_RING_AD_USED.CCW_ODD", 1199 "PerPkg": "1", 1200 "PublicDescription": "Counts the number of cycles that the AD ring is being used at this ring stop. This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.", 1201 "UMask": "0x8", 1202 "Unit": "HA" 1203 }, 1204 { 1205 "BriefDescription": "HA AD Ring in Use; Clockwise and Even", 1206 "Counter": "0,1,2,3", 1207 "EventCode": "0x3e", 1208 "EventName": "UNC_H_RING_AD_USED.CW_EVEN", 1209 "PerPkg": "1", 1210 "PublicDescription": "Counts the number of cycles that the AD ring is being used at this ring stop. This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.", 1211 "UMask": "0x1", 1212 "Unit": "HA" 1213 }, 1214 { 1215 "BriefDescription": "HA AD Ring in Use; Clockwise and Odd", 1216 "Counter": "0,1,2,3", 1217 "EventCode": "0x3e", 1218 "EventName": "UNC_H_RING_AD_USED.CW_ODD", 1219 "PerPkg": "1", 1220 "PublicDescription": "Counts the number of cycles that the AD ring is being used at this ring stop. This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.", 1221 "UMask": "0x2", 1222 "Unit": "HA" 1223 }, 1224 { 1225 "BriefDescription": "HA AK Ring in Use; Counterclockwise and Even", 1226 "Counter": "0,1,2,3", 1227 "EventCode": "0x3f", 1228 "EventName": "UNC_H_RING_AK_USED.CCW_EVEN", 1229 "PerPkg": "1", 1230 "PublicDescription": "Counts the number of cycles that the AK ring is being used at this ring stop. This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.", 1231 "UMask": "0x4", 1232 "Unit": "HA" 1233 }, 1234 { 1235 "BriefDescription": "HA AK Ring in Use; Counterclockwise and Odd", 1236 "Counter": "0,1,2,3", 1237 "EventCode": "0x3f", 1238 "EventName": "UNC_H_RING_AK_USED.CCW_ODD", 1239 "PerPkg": "1", 1240 "PublicDescription": "Counts the number of cycles that the AK ring is being used at this ring stop. This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.", 1241 "UMask": "0x8", 1242 "Unit": "HA" 1243 }, 1244 { 1245 "BriefDescription": "HA AK Ring in Use; Clockwise and Even", 1246 "Counter": "0,1,2,3", 1247 "EventCode": "0x3f", 1248 "EventName": "UNC_H_RING_AK_USED.CW_EVEN", 1249 "PerPkg": "1", 1250 "PublicDescription": "Counts the number of cycles that the AK ring is being used at this ring stop. This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.", 1251 "UMask": "0x1", 1252 "Unit": "HA" 1253 }, 1254 { 1255 "BriefDescription": "HA AK Ring in Use; Clockwise and Odd", 1256 "Counter": "0,1,2,3", 1257 "EventCode": "0x3f", 1258 "EventName": "UNC_H_RING_AK_USED.CW_ODD", 1259 "PerPkg": "1", 1260 "PublicDescription": "Counts the number of cycles that the AK ring is being used at this ring stop. This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.", 1261 "UMask": "0x2", 1262 "Unit": "HA" 1263 }, 1264 { 1265 "BriefDescription": "HA BL Ring in Use; Counterclockwise and Even", 1266 "Counter": "0,1,2,3", 1267 "EventCode": "0x40", 1268 "EventName": "UNC_H_RING_BL_USED.CCW_EVEN", 1269 "PerPkg": "1", 1270 "PublicDescription": "Counts the number of cycles that the BL ring is being used at this ring stop. This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.", 1271 "UMask": "0x4", 1272 "Unit": "HA" 1273 }, 1274 { 1275 "BriefDescription": "HA BL Ring in Use; Counterclockwise and Odd", 1276 "Counter": "0,1,2,3", 1277 "EventCode": "0x40", 1278 "EventName": "UNC_H_RING_BL_USED.CCW_ODD", 1279 "PerPkg": "1", 1280 "PublicDescription": "Counts the number of cycles that the BL ring is being used at this ring stop. This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.", 1281 "UMask": "0x8", 1282 "Unit": "HA" 1283 }, 1284 { 1285 "BriefDescription": "HA BL Ring in Use; Clockwise and Even", 1286 "Counter": "0,1,2,3", 1287 "EventCode": "0x40", 1288 "EventName": "UNC_H_RING_BL_USED.CW_EVEN", 1289 "PerPkg": "1", 1290 "PublicDescription": "Counts the number of cycles that the BL ring is being used at this ring stop. This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.", 1291 "UMask": "0x1", 1292 "Unit": "HA" 1293 }, 1294 { 1295 "BriefDescription": "HA BL Ring in Use; Clockwise and Odd", 1296 "Counter": "0,1,2,3", 1297 "EventCode": "0x40", 1298 "EventName": "UNC_H_RING_BL_USED.CW_ODD", 1299 "PerPkg": "1", 1300 "PublicDescription": "Counts the number of cycles that the BL ring is being used at this ring stop. This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.", 1301 "UMask": "0x2", 1302 "Unit": "HA" 1303 }, 1304 { 1305 "BriefDescription": "iMC RPQ Credits Empty - Regular; Channel 0", 1306 "Counter": "0,1,2,3", 1307 "EventCode": "0x15", 1308 "EventName": "UNC_H_RPQ_CYCLES_NO_REG_CREDITS.CHN0", 1309 "PerPkg": "1", 1310 "PublicDescription": "Counts the number of cycles when there are no 'regular' credits available for posting reads from the HA into the iMC. In order to send reads into the memory controller, the HA must first acquire a credit for the iMC's RPQ (read pending queue). This queue is broken into regular credits/buffers that are used by general reads, and 'special' requests such as ISOCH reads. This count only tracks the regular credits Common high banwidth workloads should be able to make use of all of the regular buffers, but it will be difficult (and uncommon) to make use of both the regular and special buffers at the same time. One can filter based on the memory controller channel. One or more channels can be tracked at a given time.", 1311 "UMask": "0x1", 1312 "Unit": "HA" 1313 }, 1314 { 1315 "BriefDescription": "iMC RPQ Credits Empty - Regular; Channel 1", 1316 "Counter": "0,1,2,3", 1317 "EventCode": "0x15", 1318 "EventName": "UNC_H_RPQ_CYCLES_NO_REG_CREDITS.CHN1", 1319 "PerPkg": "1", 1320 "PublicDescription": "Counts the number of cycles when there are no 'regular' credits available for posting reads from the HA into the iMC. In order to send reads into the memory controller, the HA must first acquire a credit for the iMC's RPQ (read pending queue). This queue is broken into regular credits/buffers that are used by general reads, and 'special' requests such as ISOCH reads. This count only tracks the regular credits Common high banwidth workloads should be able to make use of all of the regular buffers, but it will be difficult (and uncommon) to make use of both the regular and special buffers at the same time. One can filter based on the memory controller channel. One or more channels can be tracked at a given time.", 1321 "UMask": "0x2", 1322 "Unit": "HA" 1323 }, 1324 { 1325 "BriefDescription": "iMC RPQ Credits Empty - Regular; Channel 2", 1326 "Counter": "0,1,2,3", 1327 "EventCode": "0x15", 1328 "EventName": "UNC_H_RPQ_CYCLES_NO_REG_CREDITS.CHN2", 1329 "PerPkg": "1", 1330 "PublicDescription": "Counts the number of cycles when there are no 'regular' credits available for posting reads from the HA into the iMC. In order to send reads into the memory controller, the HA must first acquire a credit for the iMC's RPQ (read pending queue). This queue is broken into regular credits/buffers that are used by general reads, and 'special' requests such as ISOCH reads. This count only tracks the regular credits Common high banwidth workloads should be able to make use of all of the regular buffers, but it will be difficult (and uncommon) to make use of both the regular and special buffers at the same time. One can filter based on the memory controller channel. One or more channels can be tracked at a given time.", 1331 "UMask": "0x4", 1332 "Unit": "HA" 1333 }, 1334 { 1335 "BriefDescription": "iMC RPQ Credits Empty - Regular; Channel 3", 1336 "Counter": "0,1,2,3", 1337 "EventCode": "0x15", 1338 "EventName": "UNC_H_RPQ_CYCLES_NO_REG_CREDITS.CHN3", 1339 "PerPkg": "1", 1340 "PublicDescription": "Counts the number of cycles when there are no 'regular' credits available for posting reads from the HA into the iMC. In order to send reads into the memory controller, the HA must first acquire a credit for the iMC's RPQ (read pending queue). This queue is broken into regular credits/buffers that are used by general reads, and 'special' requests such as ISOCH reads. This count only tracks the regular credits Common high banwidth workloads should be able to make use of all of the regular buffers, but it will be difficult (and uncommon) to make use of both the regular and special buffers at the same time. One can filter based on the memory controller channel. One or more channels can be tracked at a given time.", 1341 "UMask": "0x8", 1342 "Unit": "HA" 1343 }, 1344 { 1345 "BriefDescription": "iMC RPQ Credits Empty - Special; Channel 0", 1346 "Counter": "0,1,2,3", 1347 "EventCode": "0x16", 1348 "EventName": "UNC_H_RPQ_CYCLES_NO_SPEC_CREDITS.CHN0", 1349 "PerPkg": "1", 1350 "PublicDescription": "Counts the number of cycles when there are no 'special' credits available for posting reads from the HA into the iMC. In order to send reads into the memory controller, the HA must first acquire a credit for the iMC's RPQ (read pending queue). This queue is broken into regular credits/buffers that are used by general reads, and 'special' requests such as ISOCH reads. This count only tracks the 'special' credits. This statistic is generally not interesting for general IA workloads, but may be of interest for understanding the characteristics of systems using ISOCH. One can filter based on the memory controller channel. One or more channels can be tracked at a given time.", 1351 "UMask": "0x1", 1352 "Unit": "HA" 1353 }, 1354 { 1355 "BriefDescription": "iMC RPQ Credits Empty - Special; Channel 1", 1356 "Counter": "0,1,2,3", 1357 "EventCode": "0x16", 1358 "EventName": "UNC_H_RPQ_CYCLES_NO_SPEC_CREDITS.CHN1", 1359 "PerPkg": "1", 1360 "PublicDescription": "Counts the number of cycles when there are no 'special' credits available for posting reads from the HA into the iMC. In order to send reads into the memory controller, the HA must first acquire a credit for the iMC's RPQ (read pending queue). This queue is broken into regular credits/buffers that are used by general reads, and 'special' requests such as ISOCH reads. This count only tracks the 'special' credits. This statistic is generally not interesting for general IA workloads, but may be of interest for understanding the characteristics of systems using ISOCH. One can filter based on the memory controller channel. One or more channels can be tracked at a given time.", 1361 "UMask": "0x2", 1362 "Unit": "HA" 1363 }, 1364 { 1365 "BriefDescription": "iMC RPQ Credits Empty - Special; Channel 2", 1366 "Counter": "0,1,2,3", 1367 "EventCode": "0x16", 1368 "EventName": "UNC_H_RPQ_CYCLES_NO_SPEC_CREDITS.CHN2", 1369 "PerPkg": "1", 1370 "PublicDescription": "Counts the number of cycles when there are no 'special' credits available for posting reads from the HA into the iMC. In order to send reads into the memory controller, the HA must first acquire a credit for the iMC's RPQ (read pending queue). This queue is broken into regular credits/buffers that are used by general reads, and 'special' requests such as ISOCH reads. This count only tracks the 'special' credits. This statistic is generally not interesting for general IA workloads, but may be of interest for understanding the characteristics of systems using ISOCH. One can filter based on the memory controller channel. One or more channels can be tracked at a given time.", 1371 "UMask": "0x4", 1372 "Unit": "HA" 1373 }, 1374 { 1375 "BriefDescription": "iMC RPQ Credits Empty - Special; Channel 3", 1376 "Counter": "0,1,2,3", 1377 "EventCode": "0x16", 1378 "EventName": "UNC_H_RPQ_CYCLES_NO_SPEC_CREDITS.CHN3", 1379 "PerPkg": "1", 1380 "PublicDescription": "Counts the number of cycles when there are no 'special' credits available for posting reads from the HA into the iMC. In order to send reads into the memory controller, the HA must first acquire a credit for the iMC's RPQ (read pending queue). This queue is broken into regular credits/buffers that are used by general reads, and 'special' requests such as ISOCH reads. This count only tracks the 'special' credits. This statistic is generally not interesting for general IA workloads, but may be of interest for understanding the characteristics of systems using ISOCH. One can filter based on the memory controller channel. One or more channels can be tracked at a given time.", 1381 "UMask": "0x8", 1382 "Unit": "HA" 1383 }, 1384 { 1385 "BriefDescription": "HA Requests to a TAD Region - Group 0; TAD Region 0", 1386 "Counter": "0,1,2,3", 1387 "EventCode": "0x1b", 1388 "EventName": "UNC_H_TAD_REQUESTS_G0.REGION0", 1389 "PerPkg": "1", 1390 "PublicDescription": "Counts the number of HA requests to a given TAD region. There are up to 11 TAD (target address decode) regions in each home agent. All requests destined for the memory controller must first be decoded to determine which TAD region they are in. This event is filtered based on the TAD region ID, and covers regions 0 to 7. This event is useful for understanding how applications are using the memory that is spread across the different memory regions. It is particularly useful for 'Monroe' systems that use the TAD to enable individual channels to enter self-refresh to save power.", 1391 "UMask": "0x1", 1392 "Unit": "HA" 1393 }, 1394 { 1395 "BriefDescription": "HA Requests to a TAD Region - Group 0; TAD Region 1", 1396 "Counter": "0,1,2,3", 1397 "EventCode": "0x1b", 1398 "EventName": "UNC_H_TAD_REQUESTS_G0.REGION1", 1399 "PerPkg": "1", 1400 "PublicDescription": "Counts the number of HA requests to a given TAD region. There are up to 11 TAD (target address decode) regions in each home agent. All requests destined for the memory controller must first be decoded to determine which TAD region they are in. This event is filtered based on the TAD region ID, and covers regions 0 to 7. This event is useful for understanding how applications are using the memory that is spread across the different memory regions. It is particularly useful for 'Monroe' systems that use the TAD to enable individual channels to enter self-refresh to save power.", 1401 "UMask": "0x2", 1402 "Unit": "HA" 1403 }, 1404 { 1405 "BriefDescription": "HA Requests to a TAD Region - Group 0; TAD Region 2", 1406 "Counter": "0,1,2,3", 1407 "EventCode": "0x1b", 1408 "EventName": "UNC_H_TAD_REQUESTS_G0.REGION2", 1409 "PerPkg": "1", 1410 "PublicDescription": "Counts the number of HA requests to a given TAD region. There are up to 11 TAD (target address decode) regions in each home agent. All requests destined for the memory controller must first be decoded to determine which TAD region they are in. This event is filtered based on the TAD region ID, and covers regions 0 to 7. This event is useful for understanding how applications are using the memory that is spread across the different memory regions. It is particularly useful for 'Monroe' systems that use the TAD to enable individual channels to enter self-refresh to save power.", 1411 "UMask": "0x4", 1412 "Unit": "HA" 1413 }, 1414 { 1415 "BriefDescription": "HA Requests to a TAD Region - Group 0; TAD Region 3", 1416 "Counter": "0,1,2,3", 1417 "EventCode": "0x1b", 1418 "EventName": "UNC_H_TAD_REQUESTS_G0.REGION3", 1419 "PerPkg": "1", 1420 "PublicDescription": "Counts the number of HA requests to a given TAD region. There are up to 11 TAD (target address decode) regions in each home agent. All requests destined for the memory controller must first be decoded to determine which TAD region they are in. This event is filtered based on the TAD region ID, and covers regions 0 to 7. This event is useful for understanding how applications are using the memory that is spread across the different memory regions. It is particularly useful for 'Monroe' systems that use the TAD to enable individual channels to enter self-refresh to save power.", 1421 "UMask": "0x8", 1422 "Unit": "HA" 1423 }, 1424 { 1425 "BriefDescription": "HA Requests to a TAD Region - Group 0; TAD Region 4", 1426 "Counter": "0,1,2,3", 1427 "EventCode": "0x1b", 1428 "EventName": "UNC_H_TAD_REQUESTS_G0.REGION4", 1429 "PerPkg": "1", 1430 "PublicDescription": "Counts the number of HA requests to a given TAD region. There are up to 11 TAD (target address decode) regions in each home agent. All requests destined for the memory controller must first be decoded to determine which TAD region they are in. This event is filtered based on the TAD region ID, and covers regions 0 to 7. This event is useful for understanding how applications are using the memory that is spread across the different memory regions. It is particularly useful for 'Monroe' systems that use the TAD to enable individual channels to enter self-refresh to save power.", 1431 "UMask": "0x10", 1432 "Unit": "HA" 1433 }, 1434 { 1435 "BriefDescription": "HA Requests to a TAD Region - Group 0; TAD Region 5", 1436 "Counter": "0,1,2,3", 1437 "EventCode": "0x1b", 1438 "EventName": "UNC_H_TAD_REQUESTS_G0.REGION5", 1439 "PerPkg": "1", 1440 "PublicDescription": "Counts the number of HA requests to a given TAD region. There are up to 11 TAD (target address decode) regions in each home agent. All requests destined for the memory controller must first be decoded to determine which TAD region they are in. This event is filtered based on the TAD region ID, and covers regions 0 to 7. This event is useful for understanding how applications are using the memory that is spread across the different memory regions. It is particularly useful for 'Monroe' systems that use the TAD to enable individual channels to enter self-refresh to save power.", 1441 "UMask": "0x20", 1442 "Unit": "HA" 1443 }, 1444 { 1445 "BriefDescription": "HA Requests to a TAD Region - Group 0; TAD Region 6", 1446 "Counter": "0,1,2,3", 1447 "EventCode": "0x1b", 1448 "EventName": "UNC_H_TAD_REQUESTS_G0.REGION6", 1449 "PerPkg": "1", 1450 "PublicDescription": "Counts the number of HA requests to a given TAD region. There are up to 11 TAD (target address decode) regions in each home agent. All requests destined for the memory controller must first be decoded to determine which TAD region they are in. This event is filtered based on the TAD region ID, and covers regions 0 to 7. This event is useful for understanding how applications are using the memory that is spread across the different memory regions. It is particularly useful for 'Monroe' systems that use the TAD to enable individual channels to enter self-refresh to save power.", 1451 "UMask": "0x40", 1452 "Unit": "HA" 1453 }, 1454 { 1455 "BriefDescription": "HA Requests to a TAD Region - Group 0; TAD Region 7", 1456 "Counter": "0,1,2,3", 1457 "EventCode": "0x1b", 1458 "EventName": "UNC_H_TAD_REQUESTS_G0.REGION7", 1459 "PerPkg": "1", 1460 "PublicDescription": "Counts the number of HA requests to a given TAD region. There are up to 11 TAD (target address decode) regions in each home agent. All requests destined for the memory controller must first be decoded to determine which TAD region they are in. This event is filtered based on the TAD region ID, and covers regions 0 to 7. This event is useful for understanding how applications are using the memory that is spread across the different memory regions. It is particularly useful for 'Monroe' systems that use the TAD to enable individual channels to enter self-refresh to save power.", 1461 "UMask": "0x80", 1462 "Unit": "HA" 1463 }, 1464 { 1465 "BriefDescription": "HA Requests to a TAD Region - Group 1; TAD Region 10", 1466 "Counter": "0,1,2,3", 1467 "EventCode": "0x1c", 1468 "EventName": "UNC_H_TAD_REQUESTS_G1.REGION10", 1469 "PerPkg": "1", 1470 "PublicDescription": "Counts the number of HA requests to a given TAD region. There are up to 11 TAD (target address decode) regions in each home agent. All requests destined for the memory controller must first be decoded to determine which TAD region they are in. This event is filtered based on the TAD region ID, and covers regions 8 to 10. This event is useful for understanding how applications are using the memory that is spread across the different memory regions. It is particularly useful for 'Monroe' systems that use the TAD to enable individual channels to enter self-refresh to save power.", 1471 "UMask": "0x4", 1472 "Unit": "HA" 1473 }, 1474 { 1475 "BriefDescription": "HA Requests to a TAD Region - Group 1; TAD Region 11", 1476 "Counter": "0,1,2,3", 1477 "EventCode": "0x1c", 1478 "EventName": "UNC_H_TAD_REQUESTS_G1.REGION11", 1479 "PerPkg": "1", 1480 "PublicDescription": "Counts the number of HA requests to a given TAD region. There are up to 11 TAD (target address decode) regions in each home agent. All requests destined for the memory controller must first be decoded to determine which TAD region they are in. This event is filtered based on the TAD region ID, and covers regions 8 to 10. This event is useful for understanding how applications are using the memory that is spread across the different memory regions. It is particularly useful for 'Monroe' systems that use the TAD to enable individual channels to enter self-refresh to save power.", 1481 "UMask": "0x8", 1482 "Unit": "HA" 1483 }, 1484 { 1485 "BriefDescription": "HA Requests to a TAD Region - Group 1; TAD Region 8", 1486 "Counter": "0,1,2,3", 1487 "EventCode": "0x1c", 1488 "EventName": "UNC_H_TAD_REQUESTS_G1.REGION8", 1489 "PerPkg": "1", 1490 "PublicDescription": "Counts the number of HA requests to a given TAD region. There are up to 11 TAD (target address decode) regions in each home agent. All requests destined for the memory controller must first be decoded to determine which TAD region they are in. This event is filtered based on the TAD region ID, and covers regions 8 to 10. This event is useful for understanding how applications are using the memory that is spread across the different memory regions. It is particularly useful for 'Monroe' systems that use the TAD to enable individual channels to enter self-refresh to save power.", 1491 "UMask": "0x1", 1492 "Unit": "HA" 1493 }, 1494 { 1495 "BriefDescription": "HA Requests to a TAD Region - Group 1; TAD Region 9", 1496 "Counter": "0,1,2,3", 1497 "EventCode": "0x1c", 1498 "EventName": "UNC_H_TAD_REQUESTS_G1.REGION9", 1499 "PerPkg": "1", 1500 "PublicDescription": "Counts the number of HA requests to a given TAD region. There are up to 11 TAD (target address decode) regions in each home agent. All requests destined for the memory controller must first be decoded to determine which TAD region they are in. This event is filtered based on the TAD region ID, and covers regions 8 to 10. This event is useful for understanding how applications are using the memory that is spread across the different memory regions. It is particularly useful for 'Monroe' systems that use the TAD to enable individual channels to enter self-refresh to save power.", 1501 "UMask": "0x2", 1502 "Unit": "HA" 1503 }, 1504 { 1505 "BriefDescription": "Tracker Allocations; All Requests", 1506 "Counter": "0,1,2,3", 1507 "EventCode": "0x6", 1508 "EventName": "UNC_H_TRACKER_INSERTS.ALL", 1509 "PerPkg": "1", 1510 "PublicDescription": "Counts the number of allocations into the local HA tracker pool. This can be used in conjunction with the occupancy accumulation event in order to calculate average latency. One cannot filter between reads and writes. HA trackers are allocated as soon as a request enters the HA and is released after the snoop response and data return (or post in the case of a write) and the response is returned on the ring.", 1511 "UMask": "0x3", 1512 "Unit": "HA" 1513 }, 1514 { 1515 "BriefDescription": "Outbound NDR Ring Transactions; Non-data Responses", 1516 "Counter": "0,1,2,3", 1517 "EventCode": "0xf", 1518 "EventName": "UNC_H_TxR_AD.NDR", 1519 "PerPkg": "1", 1520 "PublicDescription": "Counts the number of outbound transactions on the AD ring. This can be filtered by the NDR and SNP message classes. See the filter descriptions for more details.", 1521 "UMask": "0x1", 1522 "Unit": "HA" 1523 }, 1524 { 1525 "BriefDescription": "Outbound NDR Ring Transactions; Snoops", 1526 "Counter": "0,1,2,3", 1527 "EventCode": "0xf", 1528 "EventName": "UNC_H_TxR_AD.SNP", 1529 "PerPkg": "1", 1530 "PublicDescription": "Counts the number of outbound transactions on the AD ring. This can be filtered by the NDR and SNP message classes. See the filter descriptions for more details.", 1531 "UMask": "0x2", 1532 "Unit": "HA" 1533 }, 1534 { 1535 "BriefDescription": "AD Egress Full; All", 1536 "Counter": "0,1,2,3", 1537 "EventCode": "0x2a", 1538 "EventName": "UNC_H_TxR_AD_CYCLES_FULL.ALL", 1539 "PerPkg": "1", 1540 "UMask": "0x3", 1541 "Unit": "HA" 1542 }, 1543 { 1544 "BriefDescription": "AD Egress Full; Scheduler 0", 1545 "Counter": "0,1,2,3", 1546 "EventCode": "0x2a", 1547 "EventName": "UNC_H_TxR_AD_CYCLES_FULL.SCHED0", 1548 "PerPkg": "1", 1549 "UMask": "0x1", 1550 "Unit": "HA" 1551 }, 1552 { 1553 "BriefDescription": "AD Egress Full; Scheduler 1", 1554 "Counter": "0,1,2,3", 1555 "EventCode": "0x2a", 1556 "EventName": "UNC_H_TxR_AD_CYCLES_FULL.SCHED1", 1557 "PerPkg": "1", 1558 "UMask": "0x2", 1559 "Unit": "HA" 1560 }, 1561 { 1562 "BriefDescription": "AD Egress Not Empty; All", 1563 "Counter": "0,1,2,3", 1564 "EventCode": "0x29", 1565 "EventName": "UNC_H_TxR_AD_CYCLES_NE.ALL", 1566 "PerPkg": "1", 1567 "UMask": "0x3", 1568 "Unit": "HA" 1569 }, 1570 { 1571 "BriefDescription": "AD Egress Not Empty; Scheduler 0", 1572 "Counter": "0,1,2,3", 1573 "EventCode": "0x29", 1574 "EventName": "UNC_H_TxR_AD_CYCLES_NE.SCHED0", 1575 "PerPkg": "1", 1576 "UMask": "0x1", 1577 "Unit": "HA" 1578 }, 1579 { 1580 "BriefDescription": "AD Egress Not Empty; Scheduler 1", 1581 "Counter": "0,1,2,3", 1582 "EventCode": "0x29", 1583 "EventName": "UNC_H_TxR_AD_CYCLES_NE.SCHED1", 1584 "PerPkg": "1", 1585 "UMask": "0x2", 1586 "Unit": "HA" 1587 }, 1588 { 1589 "BriefDescription": "AD Egress Allocations; All", 1590 "Counter": "0,1,2,3", 1591 "EventCode": "0x27", 1592 "EventName": "UNC_H_TxR_AD_INSERTS.ALL", 1593 "PerPkg": "1", 1594 "UMask": "0x3", 1595 "Unit": "HA" 1596 }, 1597 { 1598 "BriefDescription": "AD Egress Allocations; Scheduler 0", 1599 "Counter": "0,1,2,3", 1600 "EventCode": "0x27", 1601 "EventName": "UNC_H_TxR_AD_INSERTS.SCHED0", 1602 "PerPkg": "1", 1603 "UMask": "0x1", 1604 "Unit": "HA" 1605 }, 1606 { 1607 "BriefDescription": "AD Egress Allocations; Scheduler 1", 1608 "Counter": "0,1,2,3", 1609 "EventCode": "0x27", 1610 "EventName": "UNC_H_TxR_AD_INSERTS.SCHED1", 1611 "PerPkg": "1", 1612 "UMask": "0x2", 1613 "Unit": "HA" 1614 }, 1615 { 1616 "BriefDescription": "AD Egress Occupancy; All", 1617 "Counter": "0,1,2,3", 1618 "EventCode": "0x28", 1619 "EventName": "UNC_H_TxR_AD_OCCUPANCY.ALL", 1620 "PerPkg": "1", 1621 "UMask": "0x3", 1622 "Unit": "HA" 1623 }, 1624 { 1625 "BriefDescription": "AD Egress Occupancy; Scheduler 0", 1626 "Counter": "0,1,2,3", 1627 "EventCode": "0x28", 1628 "EventName": "UNC_H_TxR_AD_OCCUPANCY.SCHED0", 1629 "PerPkg": "1", 1630 "UMask": "0x1", 1631 "Unit": "HA" 1632 }, 1633 { 1634 "BriefDescription": "AD Egress Occupancy; Scheduler 1", 1635 "Counter": "0,1,2,3", 1636 "EventCode": "0x28", 1637 "EventName": "UNC_H_TxR_AD_OCCUPANCY.SCHED1", 1638 "PerPkg": "1", 1639 "UMask": "0x2", 1640 "Unit": "HA" 1641 }, 1642 { 1643 "BriefDescription": "AK Egress Full; All", 1644 "Counter": "0,1,2,3", 1645 "EventCode": "0x32", 1646 "EventName": "UNC_H_TxR_AK_CYCLES_FULL.ALL", 1647 "PerPkg": "1", 1648 "UMask": "0x3", 1649 "Unit": "HA" 1650 }, 1651 { 1652 "BriefDescription": "AK Egress Full; Scheduler 0", 1653 "Counter": "0,1,2,3", 1654 "EventCode": "0x32", 1655 "EventName": "UNC_H_TxR_AK_CYCLES_FULL.SCHED0", 1656 "PerPkg": "1", 1657 "UMask": "0x1", 1658 "Unit": "HA" 1659 }, 1660 { 1661 "BriefDescription": "AK Egress Full; Scheduler 1", 1662 "Counter": "0,1,2,3", 1663 "EventCode": "0x32", 1664 "EventName": "UNC_H_TxR_AK_CYCLES_FULL.SCHED1", 1665 "PerPkg": "1", 1666 "UMask": "0x2", 1667 "Unit": "HA" 1668 }, 1669 { 1670 "BriefDescription": "AK Egress Not Empty; All", 1671 "Counter": "0,1,2,3", 1672 "EventCode": "0x31", 1673 "EventName": "UNC_H_TxR_AK_CYCLES_NE.ALL", 1674 "PerPkg": "1", 1675 "UMask": "0x3", 1676 "Unit": "HA" 1677 }, 1678 { 1679 "BriefDescription": "AK Egress Not Empty; Scheduler 0", 1680 "Counter": "0,1,2,3", 1681 "EventCode": "0x31", 1682 "EventName": "UNC_H_TxR_AK_CYCLES_NE.SCHED0", 1683 "PerPkg": "1", 1684 "UMask": "0x1", 1685 "Unit": "HA" 1686 }, 1687 { 1688 "BriefDescription": "AK Egress Not Empty; Scheduler 1", 1689 "Counter": "0,1,2,3", 1690 "EventCode": "0x31", 1691 "EventName": "UNC_H_TxR_AK_CYCLES_NE.SCHED1", 1692 "PerPkg": "1", 1693 "UMask": "0x2", 1694 "Unit": "HA" 1695 }, 1696 { 1697 "BriefDescription": "AK Egress Allocations; All", 1698 "Counter": "0,1,2,3", 1699 "EventCode": "0x2f", 1700 "EventName": "UNC_H_TxR_AK_INSERTS.ALL", 1701 "PerPkg": "1", 1702 "UMask": "0x3", 1703 "Unit": "HA" 1704 }, 1705 { 1706 "BriefDescription": "AK Egress Allocations; Scheduler 0", 1707 "Counter": "0,1,2,3", 1708 "EventCode": "0x2f", 1709 "EventName": "UNC_H_TxR_AK_INSERTS.SCHED0", 1710 "PerPkg": "1", 1711 "UMask": "0x1", 1712 "Unit": "HA" 1713 }, 1714 { 1715 "BriefDescription": "AK Egress Allocations; Scheduler 1", 1716 "Counter": "0,1,2,3", 1717 "EventCode": "0x2f", 1718 "EventName": "UNC_H_TxR_AK_INSERTS.SCHED1", 1719 "PerPkg": "1", 1720 "UMask": "0x2", 1721 "Unit": "HA" 1722 }, 1723 { 1724 "BriefDescription": "Outbound NDR Ring Transactions", 1725 "Counter": "0,1,2,3", 1726 "EventCode": "0xe", 1727 "EventName": "UNC_H_TxR_AK_NDR", 1728 "PerPkg": "1", 1729 "PublicDescription": "Counts the number of outbound NDR transactions sent on the AK ring. NDR stands for 'non-data response' and is generally used for completions that do not include data. AK NDR is used for messages to the local socket.", 1730 "Unit": "HA" 1731 }, 1732 { 1733 "BriefDescription": "AK Egress Occupancy; All", 1734 "Counter": "0,1,2,3", 1735 "EventCode": "0x30", 1736 "EventName": "UNC_H_TxR_AK_OCCUPANCY.ALL", 1737 "PerPkg": "1", 1738 "UMask": "0x3", 1739 "Unit": "HA" 1740 }, 1741 { 1742 "BriefDescription": "AK Egress Occupancy; Scheduler 0", 1743 "Counter": "0,1,2,3", 1744 "EventCode": "0x30", 1745 "EventName": "UNC_H_TxR_AK_OCCUPANCY.SCHED0", 1746 "PerPkg": "1", 1747 "UMask": "0x1", 1748 "Unit": "HA" 1749 }, 1750 { 1751 "BriefDescription": "AK Egress Occupancy; Scheduler 1", 1752 "Counter": "0,1,2,3", 1753 "EventCode": "0x30", 1754 "EventName": "UNC_H_TxR_AK_OCCUPANCY.SCHED1", 1755 "PerPkg": "1", 1756 "UMask": "0x2", 1757 "Unit": "HA" 1758 }, 1759 { 1760 "BriefDescription": "Outbound DRS Ring Transactions to Cache; Data to Cache", 1761 "Counter": "0,1,2,3", 1762 "EventCode": "0x10", 1763 "EventName": "UNC_H_TxR_BL.DRS_CACHE", 1764 "PerPkg": "1", 1765 "PublicDescription": "Counts the number of DRS messages sent out on the BL ring. This can be filtered by the destination.", 1766 "UMask": "0x1", 1767 "Unit": "HA" 1768 }, 1769 { 1770 "BriefDescription": "Outbound DRS Ring Transactions to Cache; Data to Core", 1771 "Counter": "0,1,2,3", 1772 "EventCode": "0x10", 1773 "EventName": "UNC_H_TxR_BL.DRS_CORE", 1774 "PerPkg": "1", 1775 "PublicDescription": "Counts the number of DRS messages sent out on the BL ring. This can be filtered by the destination.", 1776 "UMask": "0x2", 1777 "Unit": "HA" 1778 }, 1779 { 1780 "BriefDescription": "Outbound DRS Ring Transactions to Cache; Data to QPI", 1781 "Counter": "0,1,2,3", 1782 "EventCode": "0x10", 1783 "EventName": "UNC_H_TxR_BL.DRS_QPI", 1784 "PerPkg": "1", 1785 "PublicDescription": "Counts the number of DRS messages sent out on the BL ring. This can be filtered by the destination.", 1786 "UMask": "0x4", 1787 "Unit": "HA" 1788 }, 1789 { 1790 "BriefDescription": "BL Egress Full; All", 1791 "Counter": "0,1,2,3", 1792 "EventCode": "0x36", 1793 "EventName": "UNC_H_TxR_BL_CYCLES_FULL.ALL", 1794 "PerPkg": "1", 1795 "UMask": "0x3", 1796 "Unit": "HA" 1797 }, 1798 { 1799 "BriefDescription": "BL Egress Full; Scheduler 0", 1800 "Counter": "0,1,2,3", 1801 "EventCode": "0x36", 1802 "EventName": "UNC_H_TxR_BL_CYCLES_FULL.SCHED0", 1803 "PerPkg": "1", 1804 "UMask": "0x1", 1805 "Unit": "HA" 1806 }, 1807 { 1808 "BriefDescription": "BL Egress Full; Scheduler 1", 1809 "Counter": "0,1,2,3", 1810 "EventCode": "0x36", 1811 "EventName": "UNC_H_TxR_BL_CYCLES_FULL.SCHED1", 1812 "PerPkg": "1", 1813 "UMask": "0x2", 1814 "Unit": "HA" 1815 }, 1816 { 1817 "BriefDescription": "BL Egress Not Empty; All", 1818 "Counter": "0,1,2,3", 1819 "EventCode": "0x35", 1820 "EventName": "UNC_H_TxR_BL_CYCLES_NE.ALL", 1821 "PerPkg": "1", 1822 "UMask": "0x3", 1823 "Unit": "HA" 1824 }, 1825 { 1826 "BriefDescription": "BL Egress Not Empty; Scheduler 0", 1827 "Counter": "0,1,2,3", 1828 "EventCode": "0x35", 1829 "EventName": "UNC_H_TxR_BL_CYCLES_NE.SCHED0", 1830 "PerPkg": "1", 1831 "UMask": "0x1", 1832 "Unit": "HA" 1833 }, 1834 { 1835 "BriefDescription": "BL Egress Not Empty; Scheduler 1", 1836 "Counter": "0,1,2,3", 1837 "EventCode": "0x35", 1838 "EventName": "UNC_H_TxR_BL_CYCLES_NE.SCHED1", 1839 "PerPkg": "1", 1840 "UMask": "0x2", 1841 "Unit": "HA" 1842 }, 1843 { 1844 "BriefDescription": "BL Egress Allocations; All", 1845 "Counter": "0,1,2,3", 1846 "EventCode": "0x33", 1847 "EventName": "UNC_H_TxR_BL_INSERTS.ALL", 1848 "PerPkg": "1", 1849 "UMask": "0x3", 1850 "Unit": "HA" 1851 }, 1852 { 1853 "BriefDescription": "BL Egress Allocations; Scheduler 0", 1854 "Counter": "0,1,2,3", 1855 "EventCode": "0x33", 1856 "EventName": "UNC_H_TxR_BL_INSERTS.SCHED0", 1857 "PerPkg": "1", 1858 "UMask": "0x1", 1859 "Unit": "HA" 1860 }, 1861 { 1862 "BriefDescription": "BL Egress Allocations; Scheduler 1", 1863 "Counter": "0,1,2,3", 1864 "EventCode": "0x33", 1865 "EventName": "UNC_H_TxR_BL_INSERTS.SCHED1", 1866 "PerPkg": "1", 1867 "UMask": "0x2", 1868 "Unit": "HA" 1869 }, 1870 { 1871 "BriefDescription": "BL Egress Occupancy; All", 1872 "Counter": "0,1,2,3", 1873 "EventCode": "0x34", 1874 "EventName": "UNC_H_TxR_BL_OCCUPANCY.ALL", 1875 "PerPkg": "1", 1876 "UMask": "0x3", 1877 "Unit": "HA" 1878 }, 1879 { 1880 "BriefDescription": "BL Egress Occupancy; Scheduler 0", 1881 "Counter": "0,1,2,3", 1882 "EventCode": "0x34", 1883 "EventName": "UNC_H_TxR_BL_OCCUPANCY.SCHED0", 1884 "PerPkg": "1", 1885 "UMask": "0x1", 1886 "Unit": "HA" 1887 }, 1888 { 1889 "BriefDescription": "BL Egress Occupancy; Scheduler 1", 1890 "Counter": "0,1,2,3", 1891 "EventCode": "0x34", 1892 "EventName": "UNC_H_TxR_BL_OCCUPANCY.SCHED1", 1893 "PerPkg": "1", 1894 "UMask": "0x2", 1895 "Unit": "HA" 1896 }, 1897 { 1898 "BriefDescription": "HA iMC CHN0 WPQ Credits Empty - Regular; Channel 0", 1899 "Counter": "0,1,2,3", 1900 "EventCode": "0x18", 1901 "EventName": "UNC_H_WPQ_CYCLES_NO_REG_CREDITS.CHN0", 1902 "PerPkg": "1", 1903 "PublicDescription": "Counts the number of cycles when there are no 'regular' credits available for posting writes from the HA into the iMC. In order to send writes into the memory controller, the HA must first acquire a credit for the iMC's WPQ (write pending queue). This queue is broken into regular credits/buffers that are used by general writes, and 'special' requests such as ISOCH writes. This count only tracks the regular credits Common high banwidth workloads should be able to make use of all of the regular buffers, but it will be difficult (and uncommon) to make use of both the regular and special buffers at the same time. One can filter based on the memory controller channel. One or more channels can be tracked at a given time.", 1904 "UMask": "0x1", 1905 "Unit": "HA" 1906 }, 1907 { 1908 "BriefDescription": "HA iMC CHN0 WPQ Credits Empty - Regular; Channel 1", 1909 "Counter": "0,1,2,3", 1910 "EventCode": "0x18", 1911 "EventName": "UNC_H_WPQ_CYCLES_NO_REG_CREDITS.CHN1", 1912 "PerPkg": "1", 1913 "PublicDescription": "Counts the number of cycles when there are no 'regular' credits available for posting writes from the HA into the iMC. In order to send writes into the memory controller, the HA must first acquire a credit for the iMC's WPQ (write pending queue). This queue is broken into regular credits/buffers that are used by general writes, and 'special' requests such as ISOCH writes. This count only tracks the regular credits Common high banwidth workloads should be able to make use of all of the regular buffers, but it will be difficult (and uncommon) to make use of both the regular and special buffers at the same time. One can filter based on the memory controller channel. One or more channels can be tracked at a given time.", 1914 "UMask": "0x2", 1915 "Unit": "HA" 1916 }, 1917 { 1918 "BriefDescription": "HA iMC CHN0 WPQ Credits Empty - Regular; Channel 2", 1919 "Counter": "0,1,2,3", 1920 "EventCode": "0x18", 1921 "EventName": "UNC_H_WPQ_CYCLES_NO_REG_CREDITS.CHN2", 1922 "PerPkg": "1", 1923 "PublicDescription": "Counts the number of cycles when there are no 'regular' credits available for posting writes from the HA into the iMC. In order to send writes into the memory controller, the HA must first acquire a credit for the iMC's WPQ (write pending queue). This queue is broken into regular credits/buffers that are used by general writes, and 'special' requests such as ISOCH writes. This count only tracks the regular credits Common high banwidth workloads should be able to make use of all of the regular buffers, but it will be difficult (and uncommon) to make use of both the regular and special buffers at the same time. One can filter based on the memory controller channel. One or more channels can be tracked at a given time.", 1924 "UMask": "0x4", 1925 "Unit": "HA" 1926 }, 1927 { 1928 "BriefDescription": "HA iMC CHN0 WPQ Credits Empty - Regular; Channel 3", 1929 "Counter": "0,1,2,3", 1930 "EventCode": "0x18", 1931 "EventName": "UNC_H_WPQ_CYCLES_NO_REG_CREDITS.CHN3", 1932 "PerPkg": "1", 1933 "PublicDescription": "Counts the number of cycles when there are no 'regular' credits available for posting writes from the HA into the iMC. In order to send writes into the memory controller, the HA must first acquire a credit for the iMC's WPQ (write pending queue). This queue is broken into regular credits/buffers that are used by general writes, and 'special' requests such as ISOCH writes. This count only tracks the regular credits Common high banwidth workloads should be able to make use of all of the regular buffers, but it will be difficult (and uncommon) to make use of both the regular and special buffers at the same time. One can filter based on the memory controller channel. One or more channels can be tracked at a given time.", 1934 "UMask": "0x8", 1935 "Unit": "HA" 1936 }, 1937 { 1938 "BriefDescription": "HA iMC CHN0 WPQ Credits Empty - Special; Channel 0", 1939 "Counter": "0,1,2,3", 1940 "EventCode": "0x19", 1941 "EventName": "UNC_H_WPQ_CYCLES_NO_SPEC_CREDITS.CHN0", 1942 "PerPkg": "1", 1943 "PublicDescription": "Counts the number of cycles when there are no 'special' credits available for posting writes from the HA into the iMC. In order to send writes into the memory controller, the HA must first acquire a credit for the iMC's WPQ (write pending queue). This queue is broken into regular credits/buffers that are used by general writes, and 'special' requests such as ISOCH writes. This count only tracks the 'special' credits. This statistic is generally not interesting for general IA workloads, but may be of interest for understanding the characteristics of systems using ISOCH. One can filter based on the memory controller channel. One or more channels can be tracked at a given time.", 1944 "UMask": "0x1", 1945 "Unit": "HA" 1946 }, 1947 { 1948 "BriefDescription": "HA iMC CHN0 WPQ Credits Empty - Special; Channel 1", 1949 "Counter": "0,1,2,3", 1950 "EventCode": "0x19", 1951 "EventName": "UNC_H_WPQ_CYCLES_NO_SPEC_CREDITS.CHN1", 1952 "PerPkg": "1", 1953 "PublicDescription": "Counts the number of cycles when there are no 'special' credits available for posting writes from the HA into the iMC. In order to send writes into the memory controller, the HA must first acquire a credit for the iMC's WPQ (write pending queue). This queue is broken into regular credits/buffers that are used by general writes, and 'special' requests such as ISOCH writes. This count only tracks the 'special' credits. This statistic is generally not interesting for general IA workloads, but may be of interest for understanding the characteristics of systems using ISOCH. One can filter based on the memory controller channel. One or more channels can be tracked at a given time.", 1954 "UMask": "0x2", 1955 "Unit": "HA" 1956 }, 1957 { 1958 "BriefDescription": "HA iMC CHN0 WPQ Credits Empty - Special; Channel 2", 1959 "Counter": "0,1,2,3", 1960 "EventCode": "0x19", 1961 "EventName": "UNC_H_WPQ_CYCLES_NO_SPEC_CREDITS.CHN2", 1962 "PerPkg": "1", 1963 "PublicDescription": "Counts the number of cycles when there are no 'special' credits available for posting writes from the HA into the iMC. In order to send writes into the memory controller, the HA must first acquire a credit for the iMC's WPQ (write pending queue). This queue is broken into regular credits/buffers that are used by general writes, and 'special' requests such as ISOCH writes. This count only tracks the 'special' credits. This statistic is generally not interesting for general IA workloads, but may be of interest for understanding the characteristics of systems using ISOCH. One can filter based on the memory controller channel. One or more channels can be tracked at a given time.", 1964 "UMask": "0x4", 1965 "Unit": "HA" 1966 }, 1967 { 1968 "BriefDescription": "HA iMC CHN0 WPQ Credits Empty - Special; Channel 3", 1969 "Counter": "0,1,2,3", 1970 "EventCode": "0x19", 1971 "EventName": "UNC_H_WPQ_CYCLES_NO_SPEC_CREDITS.CHN3", 1972 "PerPkg": "1", 1973 "PublicDescription": "Counts the number of cycles when there are no 'special' credits available for posting writes from the HA into the iMC. In order to send writes into the memory controller, the HA must first acquire a credit for the iMC's WPQ (write pending queue). This queue is broken into regular credits/buffers that are used by general writes, and 'special' requests such as ISOCH writes. This count only tracks the 'special' credits. This statistic is generally not interesting for general IA workloads, but may be of interest for understanding the characteristics of systems using ISOCH. One can filter based on the memory controller channel. One or more channels can be tracked at a given time.", 1974 "UMask": "0x8", 1975 "Unit": "HA" 1976 } 1977] 1978