1[ 2 { 3 "BriefDescription": "Total Write Cache Occupancy : Any Source", 4 "Counter": "0,1", 5 "EventCode": "0x0F", 6 "EventName": "UNC_I_CACHE_TOTAL_OCCUPANCY.ANY", 7 "Experimental": "1", 8 "PerPkg": "1", 9 "PublicDescription": "Total Write Cache Occupancy : Any Source : Accumulates the number of reads and writes that are outstanding in the uncore in each cycle. This is effectively the sum of the READ_OCCUPANCY and WRITE_OCCUPANCY events. : Tracks all requests from any source port.", 10 "UMask": "0x1", 11 "Unit": "IRP" 12 }, 13 { 14 "BriefDescription": "Total Write Cache Occupancy : Snoops", 15 "Counter": "0,1", 16 "EventCode": "0x0F", 17 "EventName": "UNC_I_CACHE_TOTAL_OCCUPANCY.IV_Q", 18 "Experimental": "1", 19 "PerPkg": "1", 20 "PublicDescription": "Total Write Cache Occupancy : Snoops : Accumulates the number of reads and writes that are outstanding in the uncore in each cycle. This is effectively the sum of the READ_OCCUPANCY and WRITE_OCCUPANCY events.", 21 "UMask": "0x2", 22 "Unit": "IRP" 23 }, 24 { 25 "BriefDescription": "Total IRP occupancy of inbound read and write requests to coherent memory.", 26 "Counter": "0,1", 27 "EventCode": "0x0f", 28 "EventName": "UNC_I_CACHE_TOTAL_OCCUPANCY.MEM", 29 "PerPkg": "1", 30 "PublicDescription": "Total IRP occupancy of inbound read and write requests to coherent memory. This is effectively the sum of read occupancy and write occupancy.", 31 "UMask": "0x4", 32 "Unit": "IRP" 33 }, 34 { 35 "BriefDescription": "Clockticks of the IO coherency tracker (IRP)", 36 "Counter": "0,1", 37 "EventCode": "0x01", 38 "EventName": "UNC_I_CLOCKTICKS", 39 "PerPkg": "1", 40 "Unit": "IRP" 41 }, 42 { 43 "BriefDescription": "Coherent Ops : CLFlush", 44 "Counter": "0,1", 45 "EventCode": "0x10", 46 "EventName": "UNC_I_COHERENT_OPS.CLFLUSH", 47 "Experimental": "1", 48 "PerPkg": "1", 49 "PublicDescription": "Coherent Ops : CLFlush : Counts the number of coherency related operations serviced by the IRP", 50 "UMask": "0x80", 51 "Unit": "IRP" 52 }, 53 { 54 "BriefDescription": "PCIITOM request issued by the IRP unit to the mesh with the intention of writing a full cacheline.", 55 "Counter": "0,1", 56 "EventCode": "0x10", 57 "EventName": "UNC_I_COHERENT_OPS.PCITOM", 58 "PerPkg": "1", 59 "PublicDescription": "PCIITOM request issued by the IRP unit to the mesh with the intention of writing a full cacheline to coherent memory, without a RFO. PCIITOM is a speculative Invalidate to Modified command that requests ownership of the cacheline and does not move data from the mesh to IRP cache.", 60 "UMask": "0x10", 61 "Unit": "IRP" 62 }, 63 { 64 "BriefDescription": "RFO request issued by the IRP unit to the mesh with the intention of writing a partial cacheline.", 65 "Counter": "0,1", 66 "EventCode": "0x10", 67 "EventName": "UNC_I_COHERENT_OPS.RFO", 68 "Experimental": "1", 69 "PerPkg": "1", 70 "PublicDescription": "RFO request issued by the IRP unit to the mesh with the intention of writing a partial cacheline to coherent memory. RFO is a Read For Ownership command that requests ownership of the cacheline and moves data from the mesh to IRP cache.", 71 "UMask": "0x8", 72 "Unit": "IRP" 73 }, 74 { 75 "BriefDescription": "Coherent Ops : WbMtoI", 76 "Counter": "0,1", 77 "EventCode": "0x10", 78 "EventName": "UNC_I_COHERENT_OPS.WBMTOI", 79 "PerPkg": "1", 80 "PublicDescription": "Coherent Ops : WbMtoI : Counts the number of coherency related operations serviced by the IRP", 81 "UMask": "0x40", 82 "Unit": "IRP" 83 }, 84 { 85 "BriefDescription": "FAF RF full", 86 "Counter": "0,1", 87 "EventCode": "0x17", 88 "EventName": "UNC_I_FAF_FULL", 89 "PerPkg": "1", 90 "Unit": "IRP" 91 }, 92 { 93 "BriefDescription": "Inbound read requests received by the IRP and inserted into the FAF queue.", 94 "Counter": "0,1", 95 "EventCode": "0x18", 96 "EventName": "UNC_I_FAF_INSERTS", 97 "PerPkg": "1", 98 "PublicDescription": "Inbound read requests to coherent memory, received by the IRP and inserted into the Fire and Forget queue (FAF), a queue used for processing inbound reads in the IRP.", 99 "Unit": "IRP" 100 }, 101 { 102 "BriefDescription": "Occupancy of the IRP FAF queue.", 103 "Counter": "0,1", 104 "EventCode": "0x19", 105 "EventName": "UNC_I_FAF_OCCUPANCY", 106 "PerPkg": "1", 107 "PublicDescription": "Occupancy of the IRP Fire and Forget (FAF) queue, a queue used for processing inbound reads in the IRP.", 108 "Unit": "IRP" 109 }, 110 { 111 "BriefDescription": "FAF allocation -- sent to ADQ", 112 "Counter": "0,1", 113 "EventCode": "0x16", 114 "EventName": "UNC_I_FAF_TRANSACTIONS", 115 "PerPkg": "1", 116 "Unit": "IRP" 117 }, 118 { 119 "BriefDescription": ": All Inserts Outbound (BL, AK, Snoops)", 120 "Counter": "0,1", 121 "EventCode": "0x20", 122 "EventName": "UNC_I_IRP_ALL.EVICTS", 123 "Experimental": "1", 124 "PerPkg": "1", 125 "UMask": "0x4", 126 "Unit": "IRP" 127 }, 128 { 129 "BriefDescription": ": All Inserts Inbound (p2p + faf + cset)", 130 "Counter": "0,1", 131 "EventCode": "0x20", 132 "EventName": "UNC_I_IRP_ALL.INBOUND_INSERTS", 133 "PerPkg": "1", 134 "UMask": "0x1", 135 "Unit": "IRP" 136 }, 137 { 138 "BriefDescription": ": All Inserts Outbound (BL, AK, Snoops)", 139 "Counter": "0,1", 140 "EventCode": "0x20", 141 "EventName": "UNC_I_IRP_ALL.OUTBOUND_INSERTS", 142 "Experimental": "1", 143 "PerPkg": "1", 144 "UMask": "0x2", 145 "Unit": "IRP" 146 }, 147 { 148 "BriefDescription": "Counts Timeouts - Set 0 : Cache Inserts of Atomic Transactions as Secondary", 149 "Counter": "0,1", 150 "EventCode": "0x1E", 151 "EventName": "UNC_I_MISC0.2ND_ATOMIC_INSERT", 152 "Experimental": "1", 153 "PerPkg": "1", 154 "UMask": "0x10", 155 "Unit": "IRP" 156 }, 157 { 158 "BriefDescription": "Counts Timeouts - Set 0 : Cache Inserts of Read Transactions as Secondary", 159 "Counter": "0,1", 160 "EventCode": "0x1e", 161 "EventName": "UNC_I_MISC0.2ND_RD_INSERT", 162 "Experimental": "1", 163 "PerPkg": "1", 164 "UMask": "0x4", 165 "Unit": "IRP" 166 }, 167 { 168 "BriefDescription": "Counts Timeouts - Set 0 : Cache Inserts of Write Transactions as Secondary", 169 "Counter": "0,1", 170 "EventCode": "0x1e", 171 "EventName": "UNC_I_MISC0.2ND_WR_INSERT", 172 "Experimental": "1", 173 "PerPkg": "1", 174 "UMask": "0x8", 175 "Unit": "IRP" 176 }, 177 { 178 "BriefDescription": "Counts Timeouts - Set 0 : Fastpath Rejects", 179 "Counter": "0,1", 180 "EventCode": "0x1E", 181 "EventName": "UNC_I_MISC0.FAST_REJ", 182 "Experimental": "1", 183 "PerPkg": "1", 184 "UMask": "0x2", 185 "Unit": "IRP" 186 }, 187 { 188 "BriefDescription": "Counts Timeouts - Set 0 : Fastpath Requests", 189 "Counter": "0,1", 190 "EventCode": "0x1e", 191 "EventName": "UNC_I_MISC0.FAST_REQ", 192 "Experimental": "1", 193 "PerPkg": "1", 194 "UMask": "0x1", 195 "Unit": "IRP" 196 }, 197 { 198 "BriefDescription": "Counts Timeouts - Set 0 : Fastpath Transfers From Primary to Secondary", 199 "Counter": "0,1", 200 "EventCode": "0x1E", 201 "EventName": "UNC_I_MISC0.FAST_XFER", 202 "Experimental": "1", 203 "PerPkg": "1", 204 "UMask": "0x20", 205 "Unit": "IRP" 206 }, 207 { 208 "BriefDescription": "Counts Timeouts - Set 0 : Prefetch Ack Hints From Primary to Secondary", 209 "Counter": "0,1", 210 "EventCode": "0x1E", 211 "EventName": "UNC_I_MISC0.PF_ACK_HINT", 212 "Experimental": "1", 213 "PerPkg": "1", 214 "UMask": "0x40", 215 "Unit": "IRP" 216 }, 217 { 218 "BriefDescription": "Counts Timeouts - Set 0 : Slow path fwpf didn't find prefetch", 219 "Counter": "0,1", 220 "EventCode": "0x1E", 221 "EventName": "UNC_I_MISC0.SLOWPATH_FWPF_NO_PRF", 222 "Experimental": "1", 223 "PerPkg": "1", 224 "UMask": "0x80", 225 "Unit": "IRP" 226 }, 227 { 228 "BriefDescription": "Misc Events - Set 1 : Lost Forward", 229 "Counter": "0,1", 230 "EventCode": "0x1F", 231 "EventName": "UNC_I_MISC1.LOST_FWD", 232 "PerPkg": "1", 233 "PublicDescription": "Misc Events - Set 1 : Lost Forward : Snoop pulled away ownership before a write was committed", 234 "UMask": "0x10", 235 "Unit": "IRP" 236 }, 237 { 238 "BriefDescription": "Misc Events - Set 1 : Received Invalid", 239 "Counter": "0,1", 240 "EventCode": "0x1F", 241 "EventName": "UNC_I_MISC1.SEC_RCVD_INVLD", 242 "Experimental": "1", 243 "PerPkg": "1", 244 "PublicDescription": "Misc Events - Set 1 : Received Invalid : Secondary received a transfer that did not have sufficient MESI state", 245 "UMask": "0x20", 246 "Unit": "IRP" 247 }, 248 { 249 "BriefDescription": "Misc Events - Set 1 : Received Valid", 250 "Counter": "0,1", 251 "EventCode": "0x1F", 252 "EventName": "UNC_I_MISC1.SEC_RCVD_VLD", 253 "Experimental": "1", 254 "PerPkg": "1", 255 "PublicDescription": "Misc Events - Set 1 : Received Valid : Secondary received a transfer that did have sufficient MESI state", 256 "UMask": "0x40", 257 "Unit": "IRP" 258 }, 259 { 260 "BriefDescription": "Misc Events - Set 1 : Slow Transfer of E Line", 261 "Counter": "0,1", 262 "EventCode": "0x1f", 263 "EventName": "UNC_I_MISC1.SLOW_E", 264 "Experimental": "1", 265 "PerPkg": "1", 266 "PublicDescription": "Misc Events - Set 1 : Slow Transfer of E Line : Secondary received a transfer that did have sufficient MESI state", 267 "UMask": "0x4", 268 "Unit": "IRP" 269 }, 270 { 271 "BriefDescription": "Misc Events - Set 1 : Slow Transfer of I Line", 272 "Counter": "0,1", 273 "EventCode": "0x1f", 274 "EventName": "UNC_I_MISC1.SLOW_I", 275 "Experimental": "1", 276 "PerPkg": "1", 277 "PublicDescription": "Misc Events - Set 1 : Slow Transfer of I Line : Snoop took cacheline ownership before write from data was committed.", 278 "UMask": "0x1", 279 "Unit": "IRP" 280 }, 281 { 282 "BriefDescription": "Misc Events - Set 1 : Slow Transfer of M Line", 283 "Counter": "0,1", 284 "EventCode": "0x1f", 285 "EventName": "UNC_I_MISC1.SLOW_M", 286 "Experimental": "1", 287 "PerPkg": "1", 288 "PublicDescription": "Misc Events - Set 1 : Slow Transfer of M Line : Snoop took cacheline ownership before write from data was committed.", 289 "UMask": "0x8", 290 "Unit": "IRP" 291 }, 292 { 293 "BriefDescription": "Misc Events - Set 1 : Slow Transfer of S Line", 294 "Counter": "0,1", 295 "EventCode": "0x1f", 296 "EventName": "UNC_I_MISC1.SLOW_S", 297 "Experimental": "1", 298 "PerPkg": "1", 299 "PublicDescription": "Misc Events - Set 1 : Slow Transfer of S Line : Secondary received a transfer that did not have sufficient MESI state", 300 "UMask": "0x2", 301 "Unit": "IRP" 302 }, 303 { 304 "BriefDescription": "P2P Requests", 305 "Counter": "0,1", 306 "EventCode": "0x14", 307 "EventName": "UNC_I_P2P_INSERTS", 308 "Experimental": "1", 309 "PerPkg": "1", 310 "PublicDescription": "P2P Requests : P2P requests from the ITC", 311 "Unit": "IRP" 312 }, 313 { 314 "BriefDescription": "P2P Occupancy", 315 "Counter": "0,1", 316 "EventCode": "0x15", 317 "EventName": "UNC_I_P2P_OCCUPANCY", 318 "Experimental": "1", 319 "PerPkg": "1", 320 "PublicDescription": "P2P Occupancy : P2P B & S Queue Occupancy", 321 "Unit": "IRP" 322 }, 323 { 324 "BriefDescription": "P2P Transactions : P2P completions", 325 "Counter": "0,1", 326 "EventCode": "0x13", 327 "EventName": "UNC_I_P2P_TRANSACTIONS.CMPL", 328 "Experimental": "1", 329 "PerPkg": "1", 330 "UMask": "0x8", 331 "Unit": "IRP" 332 }, 333 { 334 "BriefDescription": "P2P Transactions : match if local only", 335 "Counter": "0,1", 336 "EventCode": "0x13", 337 "EventName": "UNC_I_P2P_TRANSACTIONS.LOC", 338 "Experimental": "1", 339 "PerPkg": "1", 340 "UMask": "0x40", 341 "Unit": "IRP" 342 }, 343 { 344 "BriefDescription": "P2P Transactions : match if local and target matches", 345 "Counter": "0,1", 346 "EventCode": "0x13", 347 "EventName": "UNC_I_P2P_TRANSACTIONS.LOC_AND_TGT_MATCH", 348 "Experimental": "1", 349 "PerPkg": "1", 350 "UMask": "0x80", 351 "Unit": "IRP" 352 }, 353 { 354 "BriefDescription": "P2P Transactions : P2P Message", 355 "Counter": "0,1", 356 "EventCode": "0x13", 357 "EventName": "UNC_I_P2P_TRANSACTIONS.MSG", 358 "Experimental": "1", 359 "PerPkg": "1", 360 "UMask": "0x4", 361 "Unit": "IRP" 362 }, 363 { 364 "BriefDescription": "P2P Transactions : P2P reads", 365 "Counter": "0,1", 366 "EventCode": "0x13", 367 "EventName": "UNC_I_P2P_TRANSACTIONS.RD", 368 "Experimental": "1", 369 "PerPkg": "1", 370 "UMask": "0x1", 371 "Unit": "IRP" 372 }, 373 { 374 "BriefDescription": "P2P Transactions : Match if remote only", 375 "Counter": "0,1", 376 "EventCode": "0x13", 377 "EventName": "UNC_I_P2P_TRANSACTIONS.REM", 378 "Experimental": "1", 379 "PerPkg": "1", 380 "UMask": "0x10", 381 "Unit": "IRP" 382 }, 383 { 384 "BriefDescription": "P2P Transactions : match if remote and target matches", 385 "Counter": "0,1", 386 "EventCode": "0x13", 387 "EventName": "UNC_I_P2P_TRANSACTIONS.REM_AND_TGT_MATCH", 388 "Experimental": "1", 389 "PerPkg": "1", 390 "UMask": "0x20", 391 "Unit": "IRP" 392 }, 393 { 394 "BriefDescription": "P2P Transactions : P2P Writes", 395 "Counter": "0,1", 396 "EventCode": "0x13", 397 "EventName": "UNC_I_P2P_TRANSACTIONS.WR", 398 "Experimental": "1", 399 "PerPkg": "1", 400 "UMask": "0x2", 401 "Unit": "IRP" 402 }, 403 { 404 "BriefDescription": "Responses to snoops of any type that hit M, E, S or I line in the IIO", 405 "Counter": "0,1", 406 "EventCode": "0x12", 407 "EventName": "UNC_I_SNOOP_RESP.ALL_HIT", 408 "Experimental": "1", 409 "PerPkg": "1", 410 "PublicDescription": "Responses to snoops of any type (code, data, invalidate) that hit M, E, S or I line in the IIO", 411 "UMask": "0x7e", 412 "Unit": "IRP" 413 }, 414 { 415 "BriefDescription": "Responses to snoops of any type that hit E or S line in the IIO cache", 416 "Counter": "0,1", 417 "EventCode": "0x12", 418 "EventName": "UNC_I_SNOOP_RESP.ALL_HIT_ES", 419 "Experimental": "1", 420 "PerPkg": "1", 421 "PublicDescription": "Responses to snoops of any type (code, data, invalidate) that hit E or S line in the IIO cache", 422 "UMask": "0x74", 423 "Unit": "IRP" 424 }, 425 { 426 "BriefDescription": "Responses to snoops of any type that hit I line in the IIO cache", 427 "Counter": "0,1", 428 "EventCode": "0x12", 429 "EventName": "UNC_I_SNOOP_RESP.ALL_HIT_I", 430 "Experimental": "1", 431 "PerPkg": "1", 432 "PublicDescription": "Responses to snoops of any type (code, data, invalidate) that hit I line in the IIO cache", 433 "UMask": "0x72", 434 "Unit": "IRP" 435 }, 436 { 437 "BriefDescription": "Responses to snoops of any type that hit M line in the IIO cache", 438 "Counter": "0,1", 439 "EventCode": "0x12", 440 "EventName": "UNC_I_SNOOP_RESP.ALL_HIT_M", 441 "PerPkg": "1", 442 "PublicDescription": "Responses to snoops of any type (code, data, invalidate) that hit M line in the IIO cache", 443 "UMask": "0x78", 444 "Unit": "IRP" 445 }, 446 { 447 "BriefDescription": "Responses to snoops of any type that miss the IIO cache", 448 "Counter": "0,1", 449 "EventCode": "0x12", 450 "EventName": "UNC_I_SNOOP_RESP.ALL_MISS", 451 "Experimental": "1", 452 "PerPkg": "1", 453 "PublicDescription": "Responses to snoops of any type (code, data, invalidate) that miss the IIO cache", 454 "UMask": "0x71", 455 "Unit": "IRP" 456 }, 457 { 458 "BriefDescription": "Snoop Responses : Hit E or S", 459 "Counter": "0,1", 460 "EventCode": "0x12", 461 "EventName": "UNC_I_SNOOP_RESP.HIT_ES", 462 "Experimental": "1", 463 "PerPkg": "1", 464 "UMask": "0x4", 465 "Unit": "IRP" 466 }, 467 { 468 "BriefDescription": "Snoop Responses : Hit I", 469 "Counter": "0,1", 470 "EventCode": "0x12", 471 "EventName": "UNC_I_SNOOP_RESP.HIT_I", 472 "Experimental": "1", 473 "PerPkg": "1", 474 "UMask": "0x2", 475 "Unit": "IRP" 476 }, 477 { 478 "BriefDescription": "Snoop Responses : Hit M", 479 "Counter": "0,1", 480 "EventCode": "0x12", 481 "EventName": "UNC_I_SNOOP_RESP.HIT_M", 482 "Experimental": "1", 483 "PerPkg": "1", 484 "UMask": "0x8", 485 "Unit": "IRP" 486 }, 487 { 488 "BriefDescription": "Snoop Responses : Miss", 489 "Counter": "0,1", 490 "EventCode": "0x12", 491 "EventName": "UNC_I_SNOOP_RESP.MISS", 492 "Experimental": "1", 493 "PerPkg": "1", 494 "UMask": "0x1", 495 "Unit": "IRP" 496 }, 497 { 498 "BriefDescription": "Snoop Responses : SnpCode", 499 "Counter": "0,1", 500 "EventCode": "0x12", 501 "EventName": "UNC_I_SNOOP_RESP.SNPCODE", 502 "Experimental": "1", 503 "PerPkg": "1", 504 "UMask": "0x10", 505 "Unit": "IRP" 506 }, 507 { 508 "BriefDescription": "Snoop Responses : SnpData", 509 "Counter": "0,1", 510 "EventCode": "0x12", 511 "EventName": "UNC_I_SNOOP_RESP.SNPDATA", 512 "Experimental": "1", 513 "PerPkg": "1", 514 "UMask": "0x20", 515 "Unit": "IRP" 516 }, 517 { 518 "BriefDescription": "Snoop Responses : SnpInv", 519 "Counter": "0,1", 520 "EventCode": "0x12", 521 "EventName": "UNC_I_SNOOP_RESP.SNPINV", 522 "Experimental": "1", 523 "PerPkg": "1", 524 "UMask": "0x40", 525 "Unit": "IRP" 526 }, 527 { 528 "BriefDescription": "Inbound Transaction Count : Atomic", 529 "Counter": "0,1", 530 "EventCode": "0x11", 531 "EventName": "UNC_I_TRANSACTIONS.ATOMIC", 532 "Experimental": "1", 533 "PerPkg": "1", 534 "PublicDescription": "Inbound Transaction Count : Atomic : Counts the number of Inbound transactions from the IRP to the Uncore. This can be filtered based on request type in addition to the source queue. Note the special filtering equation. We do OR-reduction on the request type. If the SOURCE bit is set, then we also do AND qualification based on the source portID. : Tracks the number of atomic transactions", 535 "UMask": "0x10", 536 "Unit": "IRP" 537 }, 538 { 539 "BriefDescription": "Inbound Transaction Count : Other", 540 "Counter": "0,1", 541 "EventCode": "0x11", 542 "EventName": "UNC_I_TRANSACTIONS.OTHER", 543 "Experimental": "1", 544 "PerPkg": "1", 545 "PublicDescription": "Inbound Transaction Count : Other : Counts the number of Inbound transactions from the IRP to the Uncore. This can be filtered based on request type in addition to the source queue. Note the special filtering equation. We do OR-reduction on the request type. If the SOURCE bit is set, then we also do AND qualification based on the source portID. : Tracks the number of 'other' kinds of transactions.", 546 "UMask": "0x20", 547 "Unit": "IRP" 548 }, 549 { 550 "BriefDescription": "Inbound Transaction Count : Writes", 551 "Counter": "0,1", 552 "EventCode": "0x11", 553 "EventName": "UNC_I_TRANSACTIONS.WRITES", 554 "Experimental": "1", 555 "PerPkg": "1", 556 "PublicDescription": "Inbound Transaction Count : Writes : Counts the number of Inbound transactions from the IRP to the Uncore. This can be filtered based on request type in addition to the source queue. Note the special filtering equation. We do OR-reduction on the request type. If the SOURCE bit is set, then we also do AND qualification based on the source portID. : Tracks only write requests. Each write request should have a prefetch, so there is no need to explicitly track these requests. For writes that are tickled and have to retry, the counter will be incremented for each retry.", 557 "UMask": "0x2", 558 "Unit": "IRP" 559 }, 560 { 561 "BriefDescription": "Inbound write (fast path) requests received by the IRP.", 562 "Counter": "0,1", 563 "EventCode": "0x11", 564 "EventName": "UNC_I_TRANSACTIONS.WR_PREF", 565 "PerPkg": "1", 566 "PublicDescription": "Inbound write (fast path) requests to coherent memory, received by the IRP resulting in write ownership requests issued by IRP to the mesh.", 567 "UMask": "0x8", 568 "Unit": "IRP" 569 }, 570 { 571 "BriefDescription": "AK Egress Allocations", 572 "Counter": "0,1", 573 "EventCode": "0x0B", 574 "EventName": "UNC_I_TxC_AK_INSERTS", 575 "Experimental": "1", 576 "PerPkg": "1", 577 "Unit": "IRP" 578 }, 579 { 580 "BriefDescription": "BL DRS Egress Cycles Full", 581 "Counter": "0,1", 582 "EventCode": "0x05", 583 "EventName": "UNC_I_TxC_BL_DRS_CYCLES_FULL", 584 "Experimental": "1", 585 "PerPkg": "1", 586 "Unit": "IRP" 587 }, 588 { 589 "BriefDescription": "BL DRS Egress Inserts", 590 "Counter": "0,1", 591 "EventCode": "0x02", 592 "EventName": "UNC_I_TxC_BL_DRS_INSERTS", 593 "Experimental": "1", 594 "PerPkg": "1", 595 "Unit": "IRP" 596 }, 597 { 598 "BriefDescription": "BL DRS Egress Occupancy", 599 "Counter": "0,1", 600 "EventCode": "0x08", 601 "EventName": "UNC_I_TxC_BL_DRS_OCCUPANCY", 602 "Experimental": "1", 603 "PerPkg": "1", 604 "Unit": "IRP" 605 }, 606 { 607 "BriefDescription": "BL NCB Egress Cycles Full", 608 "Counter": "0,1", 609 "EventCode": "0x06", 610 "EventName": "UNC_I_TxC_BL_NCB_CYCLES_FULL", 611 "Experimental": "1", 612 "PerPkg": "1", 613 "Unit": "IRP" 614 }, 615 { 616 "BriefDescription": "BL NCB Egress Inserts", 617 "Counter": "0,1", 618 "EventCode": "0x03", 619 "EventName": "UNC_I_TxC_BL_NCB_INSERTS", 620 "Experimental": "1", 621 "PerPkg": "1", 622 "Unit": "IRP" 623 }, 624 { 625 "BriefDescription": "BL NCB Egress Occupancy", 626 "Counter": "0,1", 627 "EventCode": "0x09", 628 "EventName": "UNC_I_TxC_BL_NCB_OCCUPANCY", 629 "Experimental": "1", 630 "PerPkg": "1", 631 "Unit": "IRP" 632 }, 633 { 634 "BriefDescription": "BL NCS Egress Cycles Full", 635 "Counter": "0,1", 636 "EventCode": "0x07", 637 "EventName": "UNC_I_TxC_BL_NCS_CYCLES_FULL", 638 "Experimental": "1", 639 "PerPkg": "1", 640 "Unit": "IRP" 641 }, 642 { 643 "BriefDescription": "BL NCS Egress Inserts", 644 "Counter": "0,1", 645 "EventCode": "0x04", 646 "EventName": "UNC_I_TxC_BL_NCS_INSERTS", 647 "Experimental": "1", 648 "PerPkg": "1", 649 "Unit": "IRP" 650 }, 651 { 652 "BriefDescription": "BL NCS Egress Occupancy", 653 "Counter": "0,1", 654 "EventCode": "0x0A", 655 "EventName": "UNC_I_TxC_BL_NCS_OCCUPANCY", 656 "Experimental": "1", 657 "PerPkg": "1", 658 "Unit": "IRP" 659 }, 660 { 661 "BriefDescription": "UNC_I_TxR2_AD01_STALL_CREDIT_CYCLES", 662 "Counter": "0,1", 663 "EventCode": "0x1C", 664 "EventName": "UNC_I_TxR2_AD01_STALL_CREDIT_CYCLES", 665 "Experimental": "1", 666 "PerPkg": "1", 667 "PublicDescription": ": Counts the number times when it is not possible to issue a request to the M2PCIe because there are no Egress Credits available on AD0, A1 or AD0&AD1 both. Stalls on both AD0 and AD1 will count as 2", 668 "Unit": "IRP" 669 }, 670 { 671 "BriefDescription": "No AD0 Egress Credits Stalls", 672 "Counter": "0,1", 673 "EventCode": "0x1A", 674 "EventName": "UNC_I_TxR2_AD0_STALL_CREDIT_CYCLES", 675 "Experimental": "1", 676 "PerPkg": "1", 677 "PublicDescription": "No AD0 Egress Credits Stalls : Counts the number times when it is not possible to issue a request to the M2PCIe because there are no AD0 Egress Credits available.", 678 "Unit": "IRP" 679 }, 680 { 681 "BriefDescription": "No AD1 Egress Credits Stalls", 682 "Counter": "0,1", 683 "EventCode": "0x1B", 684 "EventName": "UNC_I_TxR2_AD1_STALL_CREDIT_CYCLES", 685 "Experimental": "1", 686 "PerPkg": "1", 687 "PublicDescription": "No AD1 Egress Credits Stalls : Counts the number times when it is not possible to issue a request to the M2PCIe because there are no AD1 Egress Credits available.", 688 "Unit": "IRP" 689 }, 690 { 691 "BriefDescription": "No BL Egress Credit Stalls", 692 "Counter": "0,1", 693 "EventCode": "0x1D", 694 "EventName": "UNC_I_TxR2_BL_STALL_CREDIT_CYCLES", 695 "Experimental": "1", 696 "PerPkg": "1", 697 "PublicDescription": "No BL Egress Credit Stalls : Counts the number times when it is not possible to issue data to the R2PCIe because there are no BL Egress Credits available.", 698 "Unit": "IRP" 699 }, 700 { 701 "BriefDescription": "Outbound Read Requests", 702 "Counter": "0,1", 703 "EventCode": "0x0D", 704 "EventName": "UNC_I_TxS_DATA_INSERTS_NCB", 705 "Experimental": "1", 706 "PerPkg": "1", 707 "PublicDescription": "Outbound Read Requests : Counts the number of requests issued to the switch (towards the devices).", 708 "Unit": "IRP" 709 }, 710 { 711 "BriefDescription": "Outbound Read Requests", 712 "Counter": "0,1", 713 "EventCode": "0x0E", 714 "EventName": "UNC_I_TxS_DATA_INSERTS_NCS", 715 "Experimental": "1", 716 "PerPkg": "1", 717 "PublicDescription": "Outbound Read Requests : Counts the number of requests issued to the switch (towards the devices).", 718 "Unit": "IRP" 719 }, 720 { 721 "BriefDescription": "Outbound Request Queue Occupancy", 722 "Counter": "0,1", 723 "EventCode": "0x0C", 724 "EventName": "UNC_I_TxS_REQUEST_OCCUPANCY", 725 "Experimental": "1", 726 "PerPkg": "1", 727 "PublicDescription": "Outbound Request Queue Occupancy : Accumulates the number of outstanding outbound requests from the IRP to the switch (towards the devices). This can be used in conjunction with the allocations event in order to calculate average latency of outbound requests.", 728 "Unit": "IRP" 729 }, 730 { 731 "BriefDescription": "CMS Agent0 AD Credits Acquired : For Transgress 0", 732 "Counter": "0,1,2,3", 733 "EventCode": "0x80", 734 "EventName": "UNC_M2M_AG0_AD_CRD_ACQUIRED0.TGR0", 735 "Experimental": "1", 736 "PerPkg": "1", 737 "PublicDescription": "CMS Agent0 AD Credits Acquired : For Transgress 0 : Number of CMS Agent 0 AD credits acquired in a given cycle, per transgress.", 738 "UMask": "0x1", 739 "Unit": "M2M" 740 }, 741 { 742 "BriefDescription": "CMS Agent0 AD Credits Acquired : For Transgress 1", 743 "Counter": "0,1,2,3", 744 "EventCode": "0x80", 745 "EventName": "UNC_M2M_AG0_AD_CRD_ACQUIRED0.TGR1", 746 "Experimental": "1", 747 "PerPkg": "1", 748 "PublicDescription": "CMS Agent0 AD Credits Acquired : For Transgress 1 : Number of CMS Agent 0 AD credits acquired in a given cycle, per transgress.", 749 "UMask": "0x2", 750 "Unit": "M2M" 751 }, 752 { 753 "BriefDescription": "CMS Agent0 AD Credits Acquired : For Transgress 2", 754 "Counter": "0,1,2,3", 755 "EventCode": "0x80", 756 "EventName": "UNC_M2M_AG0_AD_CRD_ACQUIRED0.TGR2", 757 "Experimental": "1", 758 "PerPkg": "1", 759 "PublicDescription": "CMS Agent0 AD Credits Acquired : For Transgress 2 : Number of CMS Agent 0 AD credits acquired in a given cycle, per transgress.", 760 "UMask": "0x4", 761 "Unit": "M2M" 762 }, 763 { 764 "BriefDescription": "CMS Agent0 AD Credits Acquired : For Transgress 3", 765 "Counter": "0,1,2,3", 766 "EventCode": "0x80", 767 "EventName": "UNC_M2M_AG0_AD_CRD_ACQUIRED0.TGR3", 768 "Experimental": "1", 769 "PerPkg": "1", 770 "PublicDescription": "CMS Agent0 AD Credits Acquired : For Transgress 3 : Number of CMS Agent 0 AD credits acquired in a given cycle, per transgress.", 771 "UMask": "0x8", 772 "Unit": "M2M" 773 }, 774 { 775 "BriefDescription": "CMS Agent0 AD Credits Acquired : For Transgress 4", 776 "Counter": "0,1,2,3", 777 "EventCode": "0x80", 778 "EventName": "UNC_M2M_AG0_AD_CRD_ACQUIRED0.TGR4", 779 "Experimental": "1", 780 "PerPkg": "1", 781 "PublicDescription": "CMS Agent0 AD Credits Acquired : For Transgress 4 : Number of CMS Agent 0 AD credits acquired in a given cycle, per transgress.", 782 "UMask": "0x10", 783 "Unit": "M2M" 784 }, 785 { 786 "BriefDescription": "CMS Agent0 AD Credits Acquired : For Transgress 5", 787 "Counter": "0,1,2,3", 788 "EventCode": "0x80", 789 "EventName": "UNC_M2M_AG0_AD_CRD_ACQUIRED0.TGR5", 790 "Experimental": "1", 791 "PerPkg": "1", 792 "PublicDescription": "CMS Agent0 AD Credits Acquired : For Transgress 5 : Number of CMS Agent 0 AD credits acquired in a given cycle, per transgress.", 793 "UMask": "0x20", 794 "Unit": "M2M" 795 }, 796 { 797 "BriefDescription": "CMS Agent0 AD Credits Acquired : For Transgress 6", 798 "Counter": "0,1,2,3", 799 "EventCode": "0x80", 800 "EventName": "UNC_M2M_AG0_AD_CRD_ACQUIRED0.TGR6", 801 "Experimental": "1", 802 "PerPkg": "1", 803 "PublicDescription": "CMS Agent0 AD Credits Acquired : For Transgress 6 : Number of CMS Agent 0 AD credits acquired in a given cycle, per transgress.", 804 "UMask": "0x40", 805 "Unit": "M2M" 806 }, 807 { 808 "BriefDescription": "CMS Agent0 AD Credits Acquired : For Transgress 7", 809 "Counter": "0,1,2,3", 810 "EventCode": "0x80", 811 "EventName": "UNC_M2M_AG0_AD_CRD_ACQUIRED0.TGR7", 812 "Experimental": "1", 813 "PerPkg": "1", 814 "PublicDescription": "CMS Agent0 AD Credits Acquired : For Transgress 7 : Number of CMS Agent 0 AD credits acquired in a given cycle, per transgress.", 815 "UMask": "0x80", 816 "Unit": "M2M" 817 }, 818 { 819 "BriefDescription": "CMS Agent0 AD Credits Acquired : For Transgress 10", 820 "Counter": "0,1,2,3", 821 "EventCode": "0x81", 822 "EventName": "UNC_M2M_AG0_AD_CRD_ACQUIRED1.TGR10", 823 "Experimental": "1", 824 "PerPkg": "1", 825 "PublicDescription": "CMS Agent0 AD Credits Acquired : For Transgress 10 : Number of CMS Agent 0 AD credits acquired in a given cycle, per transgress.", 826 "UMask": "0x4", 827 "Unit": "M2M" 828 }, 829 { 830 "BriefDescription": "CMS Agent0 AD Credits Acquired : For Transgress 8", 831 "Counter": "0,1,2,3", 832 "EventCode": "0x81", 833 "EventName": "UNC_M2M_AG0_AD_CRD_ACQUIRED1.TGR8", 834 "Experimental": "1", 835 "PerPkg": "1", 836 "PublicDescription": "CMS Agent0 AD Credits Acquired : For Transgress 8 : Number of CMS Agent 0 AD credits acquired in a given cycle, per transgress.", 837 "UMask": "0x1", 838 "Unit": "M2M" 839 }, 840 { 841 "BriefDescription": "CMS Agent0 AD Credits Acquired : For Transgress 9", 842 "Counter": "0,1,2,3", 843 "EventCode": "0x81", 844 "EventName": "UNC_M2M_AG0_AD_CRD_ACQUIRED1.TGR9", 845 "Experimental": "1", 846 "PerPkg": "1", 847 "PublicDescription": "CMS Agent0 AD Credits Acquired : For Transgress 9 : Number of CMS Agent 0 AD credits acquired in a given cycle, per transgress.", 848 "UMask": "0x2", 849 "Unit": "M2M" 850 }, 851 { 852 "BriefDescription": "CMS Agent0 AD Credits Occupancy : For Transgress 0", 853 "Counter": "0,1,2,3", 854 "EventCode": "0x82", 855 "EventName": "UNC_M2M_AG0_AD_CRD_OCCUPANCY0.TGR0", 856 "Experimental": "1", 857 "PerPkg": "1", 858 "PublicDescription": "CMS Agent0 AD Credits Occupancy : For Transgress 0 : Number of CMS Agent 0 AD credits in use in a given cycle, per transgress", 859 "UMask": "0x1", 860 "Unit": "M2M" 861 }, 862 { 863 "BriefDescription": "CMS Agent0 AD Credits Occupancy : For Transgress 1", 864 "Counter": "0,1,2,3", 865 "EventCode": "0x82", 866 "EventName": "UNC_M2M_AG0_AD_CRD_OCCUPANCY0.TGR1", 867 "Experimental": "1", 868 "PerPkg": "1", 869 "PublicDescription": "CMS Agent0 AD Credits Occupancy : For Transgress 1 : Number of CMS Agent 0 AD credits in use in a given cycle, per transgress", 870 "UMask": "0x2", 871 "Unit": "M2M" 872 }, 873 { 874 "BriefDescription": "CMS Agent0 AD Credits Occupancy : For Transgress 2", 875 "Counter": "0,1,2,3", 876 "EventCode": "0x82", 877 "EventName": "UNC_M2M_AG0_AD_CRD_OCCUPANCY0.TGR2", 878 "Experimental": "1", 879 "PerPkg": "1", 880 "PublicDescription": "CMS Agent0 AD Credits Occupancy : For Transgress 2 : Number of CMS Agent 0 AD credits in use in a given cycle, per transgress", 881 "UMask": "0x4", 882 "Unit": "M2M" 883 }, 884 { 885 "BriefDescription": "CMS Agent0 AD Credits Occupancy : For Transgress 3", 886 "Counter": "0,1,2,3", 887 "EventCode": "0x82", 888 "EventName": "UNC_M2M_AG0_AD_CRD_OCCUPANCY0.TGR3", 889 "Experimental": "1", 890 "PerPkg": "1", 891 "PublicDescription": "CMS Agent0 AD Credits Occupancy : For Transgress 3 : Number of CMS Agent 0 AD credits in use in a given cycle, per transgress", 892 "UMask": "0x8", 893 "Unit": "M2M" 894 }, 895 { 896 "BriefDescription": "CMS Agent0 AD Credits Occupancy : For Transgress 4", 897 "Counter": "0,1,2,3", 898 "EventCode": "0x82", 899 "EventName": "UNC_M2M_AG0_AD_CRD_OCCUPANCY0.TGR4", 900 "Experimental": "1", 901 "PerPkg": "1", 902 "PublicDescription": "CMS Agent0 AD Credits Occupancy : For Transgress 4 : Number of CMS Agent 0 AD credits in use in a given cycle, per transgress", 903 "UMask": "0x10", 904 "Unit": "M2M" 905 }, 906 { 907 "BriefDescription": "CMS Agent0 AD Credits Occupancy : For Transgress 5", 908 "Counter": "0,1,2,3", 909 "EventCode": "0x82", 910 "EventName": "UNC_M2M_AG0_AD_CRD_OCCUPANCY0.TGR5", 911 "Experimental": "1", 912 "PerPkg": "1", 913 "PublicDescription": "CMS Agent0 AD Credits Occupancy : For Transgress 5 : Number of CMS Agent 0 AD credits in use in a given cycle, per transgress", 914 "UMask": "0x20", 915 "Unit": "M2M" 916 }, 917 { 918 "BriefDescription": "CMS Agent0 AD Credits Occupancy : For Transgress 6", 919 "Counter": "0,1,2,3", 920 "EventCode": "0x82", 921 "EventName": "UNC_M2M_AG0_AD_CRD_OCCUPANCY0.TGR6", 922 "Experimental": "1", 923 "PerPkg": "1", 924 "PublicDescription": "CMS Agent0 AD Credits Occupancy : For Transgress 6 : Number of CMS Agent 0 AD credits in use in a given cycle, per transgress", 925 "UMask": "0x40", 926 "Unit": "M2M" 927 }, 928 { 929 "BriefDescription": "CMS Agent0 AD Credits Occupancy : For Transgress 7", 930 "Counter": "0,1,2,3", 931 "EventCode": "0x82", 932 "EventName": "UNC_M2M_AG0_AD_CRD_OCCUPANCY0.TGR7", 933 "Experimental": "1", 934 "PerPkg": "1", 935 "PublicDescription": "CMS Agent0 AD Credits Occupancy : For Transgress 7 : Number of CMS Agent 0 AD credits in use in a given cycle, per transgress", 936 "UMask": "0x80", 937 "Unit": "M2M" 938 }, 939 { 940 "BriefDescription": "CMS Agent0 AD Credits Occupancy : For Transgress 10", 941 "Counter": "0,1,2,3", 942 "EventCode": "0x83", 943 "EventName": "UNC_M2M_AG0_AD_CRD_OCCUPANCY1.TGR10", 944 "Experimental": "1", 945 "PerPkg": "1", 946 "PublicDescription": "CMS Agent0 AD Credits Occupancy : For Transgress 10 : Number of CMS Agent 0 AD credits in use in a given cycle, per transgress", 947 "UMask": "0x4", 948 "Unit": "M2M" 949 }, 950 { 951 "BriefDescription": "CMS Agent0 AD Credits Occupancy : For Transgress 8", 952 "Counter": "0,1,2,3", 953 "EventCode": "0x83", 954 "EventName": "UNC_M2M_AG0_AD_CRD_OCCUPANCY1.TGR8", 955 "Experimental": "1", 956 "PerPkg": "1", 957 "PublicDescription": "CMS Agent0 AD Credits Occupancy : For Transgress 8 : Number of CMS Agent 0 AD credits in use in a given cycle, per transgress", 958 "UMask": "0x1", 959 "Unit": "M2M" 960 }, 961 { 962 "BriefDescription": "CMS Agent0 AD Credits Occupancy : For Transgress 9", 963 "Counter": "0,1,2,3", 964 "EventCode": "0x83", 965 "EventName": "UNC_M2M_AG0_AD_CRD_OCCUPANCY1.TGR9", 966 "Experimental": "1", 967 "PerPkg": "1", 968 "PublicDescription": "CMS Agent0 AD Credits Occupancy : For Transgress 9 : Number of CMS Agent 0 AD credits in use in a given cycle, per transgress", 969 "UMask": "0x2", 970 "Unit": "M2M" 971 }, 972 { 973 "BriefDescription": "CMS Agent0 BL Credits Acquired : For Transgress 0", 974 "Counter": "0,1,2,3", 975 "EventCode": "0x88", 976 "EventName": "UNC_M2M_AG0_BL_CRD_ACQUIRED0.TGR0", 977 "Experimental": "1", 978 "PerPkg": "1", 979 "PublicDescription": "CMS Agent0 BL Credits Acquired : For Transgress 0 : Number of CMS Agent 0 BL credits acquired in a given cycle, per transgress.", 980 "UMask": "0x1", 981 "Unit": "M2M" 982 }, 983 { 984 "BriefDescription": "CMS Agent0 BL Credits Acquired : For Transgress 1", 985 "Counter": "0,1,2,3", 986 "EventCode": "0x88", 987 "EventName": "UNC_M2M_AG0_BL_CRD_ACQUIRED0.TGR1", 988 "Experimental": "1", 989 "PerPkg": "1", 990 "PublicDescription": "CMS Agent0 BL Credits Acquired : For Transgress 1 : Number of CMS Agent 0 BL credits acquired in a given cycle, per transgress.", 991 "UMask": "0x2", 992 "Unit": "M2M" 993 }, 994 { 995 "BriefDescription": "CMS Agent0 BL Credits Acquired : For Transgress 2", 996 "Counter": "0,1,2,3", 997 "EventCode": "0x88", 998 "EventName": "UNC_M2M_AG0_BL_CRD_ACQUIRED0.TGR2", 999 "Experimental": "1", 1000 "PerPkg": "1", 1001 "PublicDescription": "CMS Agent0 BL Credits Acquired : For Transgress 2 : Number of CMS Agent 0 BL credits acquired in a given cycle, per transgress.", 1002 "UMask": "0x4", 1003 "Unit": "M2M" 1004 }, 1005 { 1006 "BriefDescription": "CMS Agent0 BL Credits Acquired : For Transgress 3", 1007 "Counter": "0,1,2,3", 1008 "EventCode": "0x88", 1009 "EventName": "UNC_M2M_AG0_BL_CRD_ACQUIRED0.TGR3", 1010 "Experimental": "1", 1011 "PerPkg": "1", 1012 "PublicDescription": "CMS Agent0 BL Credits Acquired : For Transgress 3 : Number of CMS Agent 0 BL credits acquired in a given cycle, per transgress.", 1013 "UMask": "0x8", 1014 "Unit": "M2M" 1015 }, 1016 { 1017 "BriefDescription": "CMS Agent0 BL Credits Acquired : For Transgress 4", 1018 "Counter": "0,1,2,3", 1019 "EventCode": "0x88", 1020 "EventName": "UNC_M2M_AG0_BL_CRD_ACQUIRED0.TGR4", 1021 "Experimental": "1", 1022 "PerPkg": "1", 1023 "PublicDescription": "CMS Agent0 BL Credits Acquired : For Transgress 4 : Number of CMS Agent 0 BL credits acquired in a given cycle, per transgress.", 1024 "UMask": "0x10", 1025 "Unit": "M2M" 1026 }, 1027 { 1028 "BriefDescription": "CMS Agent0 BL Credits Acquired : For Transgress 5", 1029 "Counter": "0,1,2,3", 1030 "EventCode": "0x88", 1031 "EventName": "UNC_M2M_AG0_BL_CRD_ACQUIRED0.TGR5", 1032 "Experimental": "1", 1033 "PerPkg": "1", 1034 "PublicDescription": "CMS Agent0 BL Credits Acquired : For Transgress 5 : Number of CMS Agent 0 BL credits acquired in a given cycle, per transgress.", 1035 "UMask": "0x20", 1036 "Unit": "M2M" 1037 }, 1038 { 1039 "BriefDescription": "CMS Agent0 BL Credits Acquired : For Transgress 6", 1040 "Counter": "0,1,2,3", 1041 "EventCode": "0x88", 1042 "EventName": "UNC_M2M_AG0_BL_CRD_ACQUIRED0.TGR6", 1043 "Experimental": "1", 1044 "PerPkg": "1", 1045 "PublicDescription": "CMS Agent0 BL Credits Acquired : For Transgress 6 : Number of CMS Agent 0 BL credits acquired in a given cycle, per transgress.", 1046 "UMask": "0x40", 1047 "Unit": "M2M" 1048 }, 1049 { 1050 "BriefDescription": "CMS Agent0 BL Credits Acquired : For Transgress 7", 1051 "Counter": "0,1,2,3", 1052 "EventCode": "0x88", 1053 "EventName": "UNC_M2M_AG0_BL_CRD_ACQUIRED0.TGR7", 1054 "Experimental": "1", 1055 "PerPkg": "1", 1056 "PublicDescription": "CMS Agent0 BL Credits Acquired : For Transgress 7 : Number of CMS Agent 0 BL credits acquired in a given cycle, per transgress.", 1057 "UMask": "0x80", 1058 "Unit": "M2M" 1059 }, 1060 { 1061 "BriefDescription": "CMS Agent0 BL Credits Acquired : For Transgress 10", 1062 "Counter": "0,1,2,3", 1063 "EventCode": "0x89", 1064 "EventName": "UNC_M2M_AG0_BL_CRD_ACQUIRED1.TGR10", 1065 "Experimental": "1", 1066 "PerPkg": "1", 1067 "PublicDescription": "CMS Agent0 BL Credits Acquired : For Transgress 10 : Number of CMS Agent 0 BL credits acquired in a given cycle, per transgress.", 1068 "UMask": "0x4", 1069 "Unit": "M2M" 1070 }, 1071 { 1072 "BriefDescription": "CMS Agent0 BL Credits Acquired : For Transgress 8", 1073 "Counter": "0,1,2,3", 1074 "EventCode": "0x89", 1075 "EventName": "UNC_M2M_AG0_BL_CRD_ACQUIRED1.TGR8", 1076 "Experimental": "1", 1077 "PerPkg": "1", 1078 "PublicDescription": "CMS Agent0 BL Credits Acquired : For Transgress 8 : Number of CMS Agent 0 BL credits acquired in a given cycle, per transgress.", 1079 "UMask": "0x1", 1080 "Unit": "M2M" 1081 }, 1082 { 1083 "BriefDescription": "CMS Agent0 BL Credits Acquired : For Transgress 9", 1084 "Counter": "0,1,2,3", 1085 "EventCode": "0x89", 1086 "EventName": "UNC_M2M_AG0_BL_CRD_ACQUIRED1.TGR9", 1087 "Experimental": "1", 1088 "PerPkg": "1", 1089 "PublicDescription": "CMS Agent0 BL Credits Acquired : For Transgress 9 : Number of CMS Agent 0 BL credits acquired in a given cycle, per transgress.", 1090 "UMask": "0x2", 1091 "Unit": "M2M" 1092 }, 1093 { 1094 "BriefDescription": "CMS Agent0 BL Credits Occupancy : For Transgress 0", 1095 "Counter": "0,1,2,3", 1096 "EventCode": "0x8A", 1097 "EventName": "UNC_M2M_AG0_BL_CRD_OCCUPANCY0.TGR0", 1098 "Experimental": "1", 1099 "PerPkg": "1", 1100 "PublicDescription": "CMS Agent0 BL Credits Occupancy : For Transgress 0 : Number of CMS Agent 0 BL credits in use in a given cycle, per transgress", 1101 "UMask": "0x1", 1102 "Unit": "M2M" 1103 }, 1104 { 1105 "BriefDescription": "CMS Agent0 BL Credits Occupancy : For Transgress 1", 1106 "Counter": "0,1,2,3", 1107 "EventCode": "0x8A", 1108 "EventName": "UNC_M2M_AG0_BL_CRD_OCCUPANCY0.TGR1", 1109 "Experimental": "1", 1110 "PerPkg": "1", 1111 "PublicDescription": "CMS Agent0 BL Credits Occupancy : For Transgress 1 : Number of CMS Agent 0 BL credits in use in a given cycle, per transgress", 1112 "UMask": "0x2", 1113 "Unit": "M2M" 1114 }, 1115 { 1116 "BriefDescription": "CMS Agent0 BL Credits Occupancy : For Transgress 2", 1117 "Counter": "0,1,2,3", 1118 "EventCode": "0x8A", 1119 "EventName": "UNC_M2M_AG0_BL_CRD_OCCUPANCY0.TGR2", 1120 "Experimental": "1", 1121 "PerPkg": "1", 1122 "PublicDescription": "CMS Agent0 BL Credits Occupancy : For Transgress 2 : Number of CMS Agent 0 BL credits in use in a given cycle, per transgress", 1123 "UMask": "0x4", 1124 "Unit": "M2M" 1125 }, 1126 { 1127 "BriefDescription": "CMS Agent0 BL Credits Occupancy : For Transgress 3", 1128 "Counter": "0,1,2,3", 1129 "EventCode": "0x8A", 1130 "EventName": "UNC_M2M_AG0_BL_CRD_OCCUPANCY0.TGR3", 1131 "Experimental": "1", 1132 "PerPkg": "1", 1133 "PublicDescription": "CMS Agent0 BL Credits Occupancy : For Transgress 3 : Number of CMS Agent 0 BL credits in use in a given cycle, per transgress", 1134 "UMask": "0x8", 1135 "Unit": "M2M" 1136 }, 1137 { 1138 "BriefDescription": "CMS Agent0 BL Credits Occupancy : For Transgress 4", 1139 "Counter": "0,1,2,3", 1140 "EventCode": "0x8A", 1141 "EventName": "UNC_M2M_AG0_BL_CRD_OCCUPANCY0.TGR4", 1142 "Experimental": "1", 1143 "PerPkg": "1", 1144 "PublicDescription": "CMS Agent0 BL Credits Occupancy : For Transgress 4 : Number of CMS Agent 0 BL credits in use in a given cycle, per transgress", 1145 "UMask": "0x10", 1146 "Unit": "M2M" 1147 }, 1148 { 1149 "BriefDescription": "CMS Agent0 BL Credits Occupancy : For Transgress 5", 1150 "Counter": "0,1,2,3", 1151 "EventCode": "0x8A", 1152 "EventName": "UNC_M2M_AG0_BL_CRD_OCCUPANCY0.TGR5", 1153 "Experimental": "1", 1154 "PerPkg": "1", 1155 "PublicDescription": "CMS Agent0 BL Credits Occupancy : For Transgress 5 : Number of CMS Agent 0 BL credits in use in a given cycle, per transgress", 1156 "UMask": "0x20", 1157 "Unit": "M2M" 1158 }, 1159 { 1160 "BriefDescription": "CMS Agent0 BL Credits Occupancy : For Transgress 6", 1161 "Counter": "0,1,2,3", 1162 "EventCode": "0x8A", 1163 "EventName": "UNC_M2M_AG0_BL_CRD_OCCUPANCY0.TGR6", 1164 "Experimental": "1", 1165 "PerPkg": "1", 1166 "PublicDescription": "CMS Agent0 BL Credits Occupancy : For Transgress 6 : Number of CMS Agent 0 BL credits in use in a given cycle, per transgress", 1167 "UMask": "0x40", 1168 "Unit": "M2M" 1169 }, 1170 { 1171 "BriefDescription": "CMS Agent0 BL Credits Occupancy : For Transgress 7", 1172 "Counter": "0,1,2,3", 1173 "EventCode": "0x8A", 1174 "EventName": "UNC_M2M_AG0_BL_CRD_OCCUPANCY0.TGR7", 1175 "Experimental": "1", 1176 "PerPkg": "1", 1177 "PublicDescription": "CMS Agent0 BL Credits Occupancy : For Transgress 7 : Number of CMS Agent 0 BL credits in use in a given cycle, per transgress", 1178 "UMask": "0x80", 1179 "Unit": "M2M" 1180 }, 1181 { 1182 "BriefDescription": "CMS Agent0 BL Credits Occupancy : For Transgress 10", 1183 "Counter": "0,1,2,3", 1184 "EventCode": "0x8B", 1185 "EventName": "UNC_M2M_AG0_BL_CRD_OCCUPANCY1.TGR10", 1186 "Experimental": "1", 1187 "PerPkg": "1", 1188 "PublicDescription": "CMS Agent0 BL Credits Occupancy : For Transgress 10 : Number of CMS Agent 0 BL credits in use in a given cycle, per transgress", 1189 "UMask": "0x4", 1190 "Unit": "M2M" 1191 }, 1192 { 1193 "BriefDescription": "CMS Agent0 BL Credits Occupancy : For Transgress 8", 1194 "Counter": "0,1,2,3", 1195 "EventCode": "0x8B", 1196 "EventName": "UNC_M2M_AG0_BL_CRD_OCCUPANCY1.TGR8", 1197 "Experimental": "1", 1198 "PerPkg": "1", 1199 "PublicDescription": "CMS Agent0 BL Credits Occupancy : For Transgress 8 : Number of CMS Agent 0 BL credits in use in a given cycle, per transgress", 1200 "UMask": "0x1", 1201 "Unit": "M2M" 1202 }, 1203 { 1204 "BriefDescription": "CMS Agent0 BL Credits Occupancy : For Transgress 9", 1205 "Counter": "0,1,2,3", 1206 "EventCode": "0x8B", 1207 "EventName": "UNC_M2M_AG0_BL_CRD_OCCUPANCY1.TGR9", 1208 "Experimental": "1", 1209 "PerPkg": "1", 1210 "PublicDescription": "CMS Agent0 BL Credits Occupancy : For Transgress 9 : Number of CMS Agent 0 BL credits in use in a given cycle, per transgress", 1211 "UMask": "0x2", 1212 "Unit": "M2M" 1213 }, 1214 { 1215 "BriefDescription": "CMS Agent1 AD Credits Acquired : For Transgress 0", 1216 "Counter": "0,1,2,3", 1217 "EventCode": "0x84", 1218 "EventName": "UNC_M2M_AG1_AD_CRD_ACQUIRED0.TGR0", 1219 "Experimental": "1", 1220 "PerPkg": "1", 1221 "PublicDescription": "CMS Agent1 AD Credits Acquired : For Transgress 0 : Number of CMS Agent 1 AD credits acquired in a given cycle, per transgress.", 1222 "UMask": "0x1", 1223 "Unit": "M2M" 1224 }, 1225 { 1226 "BriefDescription": "CMS Agent1 AD Credits Acquired : For Transgress 1", 1227 "Counter": "0,1,2,3", 1228 "EventCode": "0x84", 1229 "EventName": "UNC_M2M_AG1_AD_CRD_ACQUIRED0.TGR1", 1230 "Experimental": "1", 1231 "PerPkg": "1", 1232 "PublicDescription": "CMS Agent1 AD Credits Acquired : For Transgress 1 : Number of CMS Agent 1 AD credits acquired in a given cycle, per transgress.", 1233 "UMask": "0x2", 1234 "Unit": "M2M" 1235 }, 1236 { 1237 "BriefDescription": "CMS Agent1 AD Credits Acquired : For Transgress 2", 1238 "Counter": "0,1,2,3", 1239 "EventCode": "0x84", 1240 "EventName": "UNC_M2M_AG1_AD_CRD_ACQUIRED0.TGR2", 1241 "Experimental": "1", 1242 "PerPkg": "1", 1243 "PublicDescription": "CMS Agent1 AD Credits Acquired : For Transgress 2 : Number of CMS Agent 1 AD credits acquired in a given cycle, per transgress.", 1244 "UMask": "0x4", 1245 "Unit": "M2M" 1246 }, 1247 { 1248 "BriefDescription": "CMS Agent1 AD Credits Acquired : For Transgress 3", 1249 "Counter": "0,1,2,3", 1250 "EventCode": "0x84", 1251 "EventName": "UNC_M2M_AG1_AD_CRD_ACQUIRED0.TGR3", 1252 "Experimental": "1", 1253 "PerPkg": "1", 1254 "PublicDescription": "CMS Agent1 AD Credits Acquired : For Transgress 3 : Number of CMS Agent 1 AD credits acquired in a given cycle, per transgress.", 1255 "UMask": "0x8", 1256 "Unit": "M2M" 1257 }, 1258 { 1259 "BriefDescription": "CMS Agent1 AD Credits Acquired : For Transgress 4", 1260 "Counter": "0,1,2,3", 1261 "EventCode": "0x84", 1262 "EventName": "UNC_M2M_AG1_AD_CRD_ACQUIRED0.TGR4", 1263 "Experimental": "1", 1264 "PerPkg": "1", 1265 "PublicDescription": "CMS Agent1 AD Credits Acquired : For Transgress 4 : Number of CMS Agent 1 AD credits acquired in a given cycle, per transgress.", 1266 "UMask": "0x10", 1267 "Unit": "M2M" 1268 }, 1269 { 1270 "BriefDescription": "CMS Agent1 AD Credits Acquired : For Transgress 5", 1271 "Counter": "0,1,2,3", 1272 "EventCode": "0x84", 1273 "EventName": "UNC_M2M_AG1_AD_CRD_ACQUIRED0.TGR5", 1274 "Experimental": "1", 1275 "PerPkg": "1", 1276 "PublicDescription": "CMS Agent1 AD Credits Acquired : For Transgress 5 : Number of CMS Agent 1 AD credits acquired in a given cycle, per transgress.", 1277 "UMask": "0x20", 1278 "Unit": "M2M" 1279 }, 1280 { 1281 "BriefDescription": "CMS Agent1 AD Credits Acquired : For Transgress 6", 1282 "Counter": "0,1,2,3", 1283 "EventCode": "0x84", 1284 "EventName": "UNC_M2M_AG1_AD_CRD_ACQUIRED0.TGR6", 1285 "Experimental": "1", 1286 "PerPkg": "1", 1287 "PublicDescription": "CMS Agent1 AD Credits Acquired : For Transgress 6 : Number of CMS Agent 1 AD credits acquired in a given cycle, per transgress.", 1288 "UMask": "0x40", 1289 "Unit": "M2M" 1290 }, 1291 { 1292 "BriefDescription": "CMS Agent1 AD Credits Acquired : For Transgress 7", 1293 "Counter": "0,1,2,3", 1294 "EventCode": "0x84", 1295 "EventName": "UNC_M2M_AG1_AD_CRD_ACQUIRED0.TGR7", 1296 "Experimental": "1", 1297 "PerPkg": "1", 1298 "PublicDescription": "CMS Agent1 AD Credits Acquired : For Transgress 7 : Number of CMS Agent 1 AD credits acquired in a given cycle, per transgress.", 1299 "UMask": "0x80", 1300 "Unit": "M2M" 1301 }, 1302 { 1303 "BriefDescription": "CMS Agent1 AD Credits Acquired : For Transgress 10", 1304 "Counter": "0,1,2,3", 1305 "EventCode": "0x85", 1306 "EventName": "UNC_M2M_AG1_AD_CRD_ACQUIRED1.TGR10", 1307 "Experimental": "1", 1308 "PerPkg": "1", 1309 "PublicDescription": "CMS Agent1 AD Credits Acquired : For Transgress 10 : Number of CMS Agent 1 AD credits acquired in a given cycle, per transgress.", 1310 "UMask": "0x4", 1311 "Unit": "M2M" 1312 }, 1313 { 1314 "BriefDescription": "CMS Agent1 AD Credits Acquired : For Transgress 8", 1315 "Counter": "0,1,2,3", 1316 "EventCode": "0x85", 1317 "EventName": "UNC_M2M_AG1_AD_CRD_ACQUIRED1.TGR8", 1318 "Experimental": "1", 1319 "PerPkg": "1", 1320 "PublicDescription": "CMS Agent1 AD Credits Acquired : For Transgress 8 : Number of CMS Agent 1 AD credits acquired in a given cycle, per transgress.", 1321 "UMask": "0x1", 1322 "Unit": "M2M" 1323 }, 1324 { 1325 "BriefDescription": "CMS Agent1 AD Credits Acquired : For Transgress 9", 1326 "Counter": "0,1,2,3", 1327 "EventCode": "0x85", 1328 "EventName": "UNC_M2M_AG1_AD_CRD_ACQUIRED1.TGR9", 1329 "Experimental": "1", 1330 "PerPkg": "1", 1331 "PublicDescription": "CMS Agent1 AD Credits Acquired : For Transgress 9 : Number of CMS Agent 1 AD credits acquired in a given cycle, per transgress.", 1332 "UMask": "0x2", 1333 "Unit": "M2M" 1334 }, 1335 { 1336 "BriefDescription": "CMS Agent1 AD Credits Occupancy : For Transgress 0", 1337 "Counter": "0,1,2,3", 1338 "EventCode": "0x86", 1339 "EventName": "UNC_M2M_AG1_AD_CRD_OCCUPANCY0.TGR0", 1340 "Experimental": "1", 1341 "PerPkg": "1", 1342 "PublicDescription": "CMS Agent1 AD Credits Occupancy : For Transgress 0 : Number of CMS Agent 1 AD credits in use in a given cycle, per transgress", 1343 "UMask": "0x1", 1344 "Unit": "M2M" 1345 }, 1346 { 1347 "BriefDescription": "CMS Agent1 AD Credits Occupancy : For Transgress 1", 1348 "Counter": "0,1,2,3", 1349 "EventCode": "0x86", 1350 "EventName": "UNC_M2M_AG1_AD_CRD_OCCUPANCY0.TGR1", 1351 "Experimental": "1", 1352 "PerPkg": "1", 1353 "PublicDescription": "CMS Agent1 AD Credits Occupancy : For Transgress 1 : Number of CMS Agent 1 AD credits in use in a given cycle, per transgress", 1354 "UMask": "0x2", 1355 "Unit": "M2M" 1356 }, 1357 { 1358 "BriefDescription": "CMS Agent1 AD Credits Occupancy : For Transgress 2", 1359 "Counter": "0,1,2,3", 1360 "EventCode": "0x86", 1361 "EventName": "UNC_M2M_AG1_AD_CRD_OCCUPANCY0.TGR2", 1362 "Experimental": "1", 1363 "PerPkg": "1", 1364 "PublicDescription": "CMS Agent1 AD Credits Occupancy : For Transgress 2 : Number of CMS Agent 1 AD credits in use in a given cycle, per transgress", 1365 "UMask": "0x4", 1366 "Unit": "M2M" 1367 }, 1368 { 1369 "BriefDescription": "CMS Agent1 AD Credits Occupancy : For Transgress 3", 1370 "Counter": "0,1,2,3", 1371 "EventCode": "0x86", 1372 "EventName": "UNC_M2M_AG1_AD_CRD_OCCUPANCY0.TGR3", 1373 "Experimental": "1", 1374 "PerPkg": "1", 1375 "PublicDescription": "CMS Agent1 AD Credits Occupancy : For Transgress 3 : Number of CMS Agent 1 AD credits in use in a given cycle, per transgress", 1376 "UMask": "0x8", 1377 "Unit": "M2M" 1378 }, 1379 { 1380 "BriefDescription": "CMS Agent1 AD Credits Occupancy : For Transgress 4", 1381 "Counter": "0,1,2,3", 1382 "EventCode": "0x86", 1383 "EventName": "UNC_M2M_AG1_AD_CRD_OCCUPANCY0.TGR4", 1384 "Experimental": "1", 1385 "PerPkg": "1", 1386 "PublicDescription": "CMS Agent1 AD Credits Occupancy : For Transgress 4 : Number of CMS Agent 1 AD credits in use in a given cycle, per transgress", 1387 "UMask": "0x10", 1388 "Unit": "M2M" 1389 }, 1390 { 1391 "BriefDescription": "CMS Agent1 AD Credits Occupancy : For Transgress 5", 1392 "Counter": "0,1,2,3", 1393 "EventCode": "0x86", 1394 "EventName": "UNC_M2M_AG1_AD_CRD_OCCUPANCY0.TGR5", 1395 "Experimental": "1", 1396 "PerPkg": "1", 1397 "PublicDescription": "CMS Agent1 AD Credits Occupancy : For Transgress 5 : Number of CMS Agent 1 AD credits in use in a given cycle, per transgress", 1398 "UMask": "0x20", 1399 "Unit": "M2M" 1400 }, 1401 { 1402 "BriefDescription": "CMS Agent1 AD Credits Occupancy : For Transgress 6", 1403 "Counter": "0,1,2,3", 1404 "EventCode": "0x86", 1405 "EventName": "UNC_M2M_AG1_AD_CRD_OCCUPANCY0.TGR6", 1406 "Experimental": "1", 1407 "PerPkg": "1", 1408 "PublicDescription": "CMS Agent1 AD Credits Occupancy : For Transgress 6 : Number of CMS Agent 1 AD credits in use in a given cycle, per transgress", 1409 "UMask": "0x40", 1410 "Unit": "M2M" 1411 }, 1412 { 1413 "BriefDescription": "CMS Agent1 AD Credits Occupancy : For Transgress 7", 1414 "Counter": "0,1,2,3", 1415 "EventCode": "0x86", 1416 "EventName": "UNC_M2M_AG1_AD_CRD_OCCUPANCY0.TGR7", 1417 "Experimental": "1", 1418 "PerPkg": "1", 1419 "PublicDescription": "CMS Agent1 AD Credits Occupancy : For Transgress 7 : Number of CMS Agent 1 AD credits in use in a given cycle, per transgress", 1420 "UMask": "0x80", 1421 "Unit": "M2M" 1422 }, 1423 { 1424 "BriefDescription": "CMS Agent1 AD Credits Occupancy : For Transgress 10", 1425 "Counter": "0,1,2,3", 1426 "EventCode": "0x87", 1427 "EventName": "UNC_M2M_AG1_AD_CRD_OCCUPANCY1.TGR10", 1428 "Experimental": "1", 1429 "PerPkg": "1", 1430 "PublicDescription": "CMS Agent1 AD Credits Occupancy : For Transgress 10 : Number of CMS Agent 1 AD credits in use in a given cycle, per transgress", 1431 "UMask": "0x4", 1432 "Unit": "M2M" 1433 }, 1434 { 1435 "BriefDescription": "CMS Agent1 AD Credits Occupancy : For Transgress 8", 1436 "Counter": "0,1,2,3", 1437 "EventCode": "0x87", 1438 "EventName": "UNC_M2M_AG1_AD_CRD_OCCUPANCY1.TGR8", 1439 "Experimental": "1", 1440 "PerPkg": "1", 1441 "PublicDescription": "CMS Agent1 AD Credits Occupancy : For Transgress 8 : Number of CMS Agent 1 AD credits in use in a given cycle, per transgress", 1442 "UMask": "0x1", 1443 "Unit": "M2M" 1444 }, 1445 { 1446 "BriefDescription": "CMS Agent1 AD Credits Occupancy : For Transgress 9", 1447 "Counter": "0,1,2,3", 1448 "EventCode": "0x87", 1449 "EventName": "UNC_M2M_AG1_AD_CRD_OCCUPANCY1.TGR9", 1450 "Experimental": "1", 1451 "PerPkg": "1", 1452 "PublicDescription": "CMS Agent1 AD Credits Occupancy : For Transgress 9 : Number of CMS Agent 1 AD credits in use in a given cycle, per transgress", 1453 "UMask": "0x2", 1454 "Unit": "M2M" 1455 }, 1456 { 1457 "BriefDescription": "CMS Agent1 BL Credits Acquired : For Transgress 0", 1458 "Counter": "0,1,2,3", 1459 "EventCode": "0x8C", 1460 "EventName": "UNC_M2M_AG1_BL_CRD_ACQUIRED0.TGR0", 1461 "Experimental": "1", 1462 "PerPkg": "1", 1463 "PublicDescription": "CMS Agent1 BL Credits Acquired : For Transgress 0 : Number of CMS Agent 1 BL credits acquired in a given cycle, per transgress.", 1464 "UMask": "0x1", 1465 "Unit": "M2M" 1466 }, 1467 { 1468 "BriefDescription": "CMS Agent1 BL Credits Acquired : For Transgress 1", 1469 "Counter": "0,1,2,3", 1470 "EventCode": "0x8C", 1471 "EventName": "UNC_M2M_AG1_BL_CRD_ACQUIRED0.TGR1", 1472 "Experimental": "1", 1473 "PerPkg": "1", 1474 "PublicDescription": "CMS Agent1 BL Credits Acquired : For Transgress 1 : Number of CMS Agent 1 BL credits acquired in a given cycle, per transgress.", 1475 "UMask": "0x2", 1476 "Unit": "M2M" 1477 }, 1478 { 1479 "BriefDescription": "CMS Agent1 BL Credits Acquired : For Transgress 2", 1480 "Counter": "0,1,2,3", 1481 "EventCode": "0x8C", 1482 "EventName": "UNC_M2M_AG1_BL_CRD_ACQUIRED0.TGR2", 1483 "Experimental": "1", 1484 "PerPkg": "1", 1485 "PublicDescription": "CMS Agent1 BL Credits Acquired : For Transgress 2 : Number of CMS Agent 1 BL credits acquired in a given cycle, per transgress.", 1486 "UMask": "0x4", 1487 "Unit": "M2M" 1488 }, 1489 { 1490 "BriefDescription": "CMS Agent1 BL Credits Acquired : For Transgress 3", 1491 "Counter": "0,1,2,3", 1492 "EventCode": "0x8C", 1493 "EventName": "UNC_M2M_AG1_BL_CRD_ACQUIRED0.TGR3", 1494 "Experimental": "1", 1495 "PerPkg": "1", 1496 "PublicDescription": "CMS Agent1 BL Credits Acquired : For Transgress 3 : Number of CMS Agent 1 BL credits acquired in a given cycle, per transgress.", 1497 "UMask": "0x8", 1498 "Unit": "M2M" 1499 }, 1500 { 1501 "BriefDescription": "CMS Agent1 BL Credits Acquired : For Transgress 4", 1502 "Counter": "0,1,2,3", 1503 "EventCode": "0x8C", 1504 "EventName": "UNC_M2M_AG1_BL_CRD_ACQUIRED0.TGR4", 1505 "Experimental": "1", 1506 "PerPkg": "1", 1507 "PublicDescription": "CMS Agent1 BL Credits Acquired : For Transgress 4 : Number of CMS Agent 1 BL credits acquired in a given cycle, per transgress.", 1508 "UMask": "0x10", 1509 "Unit": "M2M" 1510 }, 1511 { 1512 "BriefDescription": "CMS Agent1 BL Credits Acquired : For Transgress 5", 1513 "Counter": "0,1,2,3", 1514 "EventCode": "0x8C", 1515 "EventName": "UNC_M2M_AG1_BL_CRD_ACQUIRED0.TGR5", 1516 "Experimental": "1", 1517 "PerPkg": "1", 1518 "PublicDescription": "CMS Agent1 BL Credits Acquired : For Transgress 5 : Number of CMS Agent 1 BL credits acquired in a given cycle, per transgress.", 1519 "UMask": "0x20", 1520 "Unit": "M2M" 1521 }, 1522 { 1523 "BriefDescription": "CMS Agent1 BL Credits Acquired : For Transgress 4", 1524 "Counter": "0,1,2,3", 1525 "EventCode": "0x8C", 1526 "EventName": "UNC_M2M_AG1_BL_CRD_ACQUIRED0.TGR6", 1527 "Experimental": "1", 1528 "PerPkg": "1", 1529 "PublicDescription": "CMS Agent1 BL Credits Acquired : For Transgress 4 : Number of CMS Agent 1 BL credits acquired in a given cycle, per transgress.", 1530 "UMask": "0x40", 1531 "Unit": "M2M" 1532 }, 1533 { 1534 "BriefDescription": "CMS Agent1 BL Credits Acquired : For Transgress 5", 1535 "Counter": "0,1,2,3", 1536 "EventCode": "0x8C", 1537 "EventName": "UNC_M2M_AG1_BL_CRD_ACQUIRED0.TGR7", 1538 "Experimental": "1", 1539 "PerPkg": "1", 1540 "PublicDescription": "CMS Agent1 BL Credits Acquired : For Transgress 5 : Number of CMS Agent 1 BL credits acquired in a given cycle, per transgress.", 1541 "UMask": "0x80", 1542 "Unit": "M2M" 1543 }, 1544 { 1545 "BriefDescription": "CMS Agent1 BL Credits Acquired : For Transgress 10", 1546 "Counter": "0,1,2,3", 1547 "EventCode": "0x8D", 1548 "EventName": "UNC_M2M_AG1_BL_CRD_ACQUIRED1.TGR10", 1549 "Experimental": "1", 1550 "PerPkg": "1", 1551 "PublicDescription": "CMS Agent1 BL Credits Acquired : For Transgress 10 : Number of CMS Agent 1 BL credits acquired in a given cycle, per transgress.", 1552 "UMask": "0x4", 1553 "Unit": "M2M" 1554 }, 1555 { 1556 "BriefDescription": "CMS Agent1 BL Credits Acquired : For Transgress 8", 1557 "Counter": "0,1,2,3", 1558 "EventCode": "0x8D", 1559 "EventName": "UNC_M2M_AG1_BL_CRD_ACQUIRED1.TGR8", 1560 "Experimental": "1", 1561 "PerPkg": "1", 1562 "PublicDescription": "CMS Agent1 BL Credits Acquired : For Transgress 8 : Number of CMS Agent 1 BL credits acquired in a given cycle, per transgress.", 1563 "UMask": "0x1", 1564 "Unit": "M2M" 1565 }, 1566 { 1567 "BriefDescription": "CMS Agent1 BL Credits Acquired : For Transgress 9", 1568 "Counter": "0,1,2,3", 1569 "EventCode": "0x8D", 1570 "EventName": "UNC_M2M_AG1_BL_CRD_ACQUIRED1.TGR9", 1571 "Experimental": "1", 1572 "PerPkg": "1", 1573 "PublicDescription": "CMS Agent1 BL Credits Acquired : For Transgress 9 : Number of CMS Agent 1 BL credits acquired in a given cycle, per transgress.", 1574 "UMask": "0x2", 1575 "Unit": "M2M" 1576 }, 1577 { 1578 "BriefDescription": "CMS Agent1 BL Credits Occupancy : For Transgress 0", 1579 "Counter": "0,1,2,3", 1580 "EventCode": "0x8E", 1581 "EventName": "UNC_M2M_AG1_BL_CRD_OCCUPANCY0.TGR0", 1582 "Experimental": "1", 1583 "PerPkg": "1", 1584 "PublicDescription": "CMS Agent1 BL Credits Occupancy : For Transgress 0 : Number of CMS Agent 1 BL credits in use in a given cycle, per transgress", 1585 "UMask": "0x1", 1586 "Unit": "M2M" 1587 }, 1588 { 1589 "BriefDescription": "CMS Agent1 BL Credits Occupancy : For Transgress 1", 1590 "Counter": "0,1,2,3", 1591 "EventCode": "0x8E", 1592 "EventName": "UNC_M2M_AG1_BL_CRD_OCCUPANCY0.TGR1", 1593 "Experimental": "1", 1594 "PerPkg": "1", 1595 "PublicDescription": "CMS Agent1 BL Credits Occupancy : For Transgress 1 : Number of CMS Agent 1 BL credits in use in a given cycle, per transgress", 1596 "UMask": "0x2", 1597 "Unit": "M2M" 1598 }, 1599 { 1600 "BriefDescription": "CMS Agent1 BL Credits Occupancy : For Transgress 2", 1601 "Counter": "0,1,2,3", 1602 "EventCode": "0x8E", 1603 "EventName": "UNC_M2M_AG1_BL_CRD_OCCUPANCY0.TGR2", 1604 "Experimental": "1", 1605 "PerPkg": "1", 1606 "PublicDescription": "CMS Agent1 BL Credits Occupancy : For Transgress 2 : Number of CMS Agent 1 BL credits in use in a given cycle, per transgress", 1607 "UMask": "0x4", 1608 "Unit": "M2M" 1609 }, 1610 { 1611 "BriefDescription": "CMS Agent1 BL Credits Occupancy : For Transgress 3", 1612 "Counter": "0,1,2,3", 1613 "EventCode": "0x8E", 1614 "EventName": "UNC_M2M_AG1_BL_CRD_OCCUPANCY0.TGR3", 1615 "Experimental": "1", 1616 "PerPkg": "1", 1617 "PublicDescription": "CMS Agent1 BL Credits Occupancy : For Transgress 3 : Number of CMS Agent 1 BL credits in use in a given cycle, per transgress", 1618 "UMask": "0x8", 1619 "Unit": "M2M" 1620 }, 1621 { 1622 "BriefDescription": "CMS Agent1 BL Credits Occupancy : For Transgress 4", 1623 "Counter": "0,1,2,3", 1624 "EventCode": "0x8E", 1625 "EventName": "UNC_M2M_AG1_BL_CRD_OCCUPANCY0.TGR4", 1626 "Experimental": "1", 1627 "PerPkg": "1", 1628 "PublicDescription": "CMS Agent1 BL Credits Occupancy : For Transgress 4 : Number of CMS Agent 1 BL credits in use in a given cycle, per transgress", 1629 "UMask": "0x10", 1630 "Unit": "M2M" 1631 }, 1632 { 1633 "BriefDescription": "CMS Agent1 BL Credits Occupancy : For Transgress 5", 1634 "Counter": "0,1,2,3", 1635 "EventCode": "0x8E", 1636 "EventName": "UNC_M2M_AG1_BL_CRD_OCCUPANCY0.TGR5", 1637 "Experimental": "1", 1638 "PerPkg": "1", 1639 "PublicDescription": "CMS Agent1 BL Credits Occupancy : For Transgress 5 : Number of CMS Agent 1 BL credits in use in a given cycle, per transgress", 1640 "UMask": "0x20", 1641 "Unit": "M2M" 1642 }, 1643 { 1644 "BriefDescription": "CMS Agent1 BL Credits Occupancy : For Transgress 6", 1645 "Counter": "0,1,2,3", 1646 "EventCode": "0x8E", 1647 "EventName": "UNC_M2M_AG1_BL_CRD_OCCUPANCY0.TGR6", 1648 "Experimental": "1", 1649 "PerPkg": "1", 1650 "PublicDescription": "CMS Agent1 BL Credits Occupancy : For Transgress 6 : Number of CMS Agent 1 BL credits in use in a given cycle, per transgress", 1651 "UMask": "0x40", 1652 "Unit": "M2M" 1653 }, 1654 { 1655 "BriefDescription": "CMS Agent1 BL Credits Occupancy : For Transgress 7", 1656 "Counter": "0,1,2,3", 1657 "EventCode": "0x8E", 1658 "EventName": "UNC_M2M_AG1_BL_CRD_OCCUPANCY0.TGR7", 1659 "Experimental": "1", 1660 "PerPkg": "1", 1661 "PublicDescription": "CMS Agent1 BL Credits Occupancy : For Transgress 7 : Number of CMS Agent 1 BL credits in use in a given cycle, per transgress", 1662 "UMask": "0x80", 1663 "Unit": "M2M" 1664 }, 1665 { 1666 "BriefDescription": "CMS Agent1 BL Credits Occupancy : For Transgress 10", 1667 "Counter": "0,1,2,3", 1668 "EventCode": "0x8F", 1669 "EventName": "UNC_M2M_AG1_BL_CRD_OCCUPANCY1.TGR10", 1670 "Experimental": "1", 1671 "PerPkg": "1", 1672 "PublicDescription": "CMS Agent1 BL Credits Occupancy : For Transgress 10 : Number of CMS Agent 1 BL credits in use in a given cycle, per transgress", 1673 "UMask": "0x4", 1674 "Unit": "M2M" 1675 }, 1676 { 1677 "BriefDescription": "CMS Agent1 BL Credits Occupancy : For Transgress 8", 1678 "Counter": "0,1,2,3", 1679 "EventCode": "0x8F", 1680 "EventName": "UNC_M2M_AG1_BL_CRD_OCCUPANCY1.TGR8", 1681 "Experimental": "1", 1682 "PerPkg": "1", 1683 "PublicDescription": "CMS Agent1 BL Credits Occupancy : For Transgress 8 : Number of CMS Agent 1 BL credits in use in a given cycle, per transgress", 1684 "UMask": "0x1", 1685 "Unit": "M2M" 1686 }, 1687 { 1688 "BriefDescription": "CMS Agent1 BL Credits Occupancy : For Transgress 9", 1689 "Counter": "0,1,2,3", 1690 "EventCode": "0x8F", 1691 "EventName": "UNC_M2M_AG1_BL_CRD_OCCUPANCY1.TGR9", 1692 "Experimental": "1", 1693 "PerPkg": "1", 1694 "PublicDescription": "CMS Agent1 BL Credits Occupancy : For Transgress 9 : Number of CMS Agent 1 BL credits in use in a given cycle, per transgress", 1695 "UMask": "0x2", 1696 "Unit": "M2M" 1697 }, 1698 { 1699 "BriefDescription": "M2M to iMC Bypass : Not Taken", 1700 "Counter": "0,1,2,3", 1701 "EventCode": "0x22", 1702 "EventName": "UNC_M2M_BYPASS_M2M_EGRESS.NOT_TAKEN", 1703 "Experimental": "1", 1704 "PerPkg": "1", 1705 "UMask": "0x2", 1706 "Unit": "M2M" 1707 }, 1708 { 1709 "BriefDescription": "M2M to iMC Bypass : Taken", 1710 "Counter": "0,1,2,3", 1711 "EventCode": "0x22", 1712 "EventName": "UNC_M2M_BYPASS_M2M_EGRESS.TAKEN", 1713 "Experimental": "1", 1714 "PerPkg": "1", 1715 "UMask": "0x1", 1716 "Unit": "M2M" 1717 }, 1718 { 1719 "BriefDescription": "M2M to iMC Bypass : Not Taken", 1720 "Counter": "0,1,2,3", 1721 "EventCode": "0x21", 1722 "EventName": "UNC_M2M_BYPASS_M2M_INGRESS.NOT_TAKEN", 1723 "Experimental": "1", 1724 "PerPkg": "1", 1725 "UMask": "0x2", 1726 "Unit": "M2M" 1727 }, 1728 { 1729 "BriefDescription": "M2M to iMC Bypass : Taken", 1730 "Counter": "0,1,2,3", 1731 "EventCode": "0x21", 1732 "EventName": "UNC_M2M_BYPASS_M2M_INGRESS.TAKEN", 1733 "Experimental": "1", 1734 "PerPkg": "1", 1735 "UMask": "0x1", 1736 "Unit": "M2M" 1737 }, 1738 { 1739 "BriefDescription": "Clockticks of the mesh to memory (M2M)", 1740 "Counter": "0,1,2,3", 1741 "EventName": "UNC_M2M_CLOCKTICKS", 1742 "PerPkg": "1", 1743 "Unit": "M2M" 1744 }, 1745 { 1746 "BriefDescription": "CMS Clockticks", 1747 "Counter": "0,1,2,3", 1748 "EventCode": "0xc0", 1749 "EventName": "UNC_M2M_CMS_CLOCKTICKS", 1750 "PerPkg": "1", 1751 "Unit": "M2M" 1752 }, 1753 { 1754 "BriefDescription": "Cycles when direct to core mode, which bypasses the CHA, was disabled", 1755 "Counter": "0,1,2,3", 1756 "EventCode": "0x24", 1757 "EventName": "UNC_M2M_DIRECT2CORE_NOT_TAKEN_DIRSTATE", 1758 "Experimental": "1", 1759 "PerPkg": "1", 1760 "Unit": "M2M" 1761 }, 1762 { 1763 "BriefDescription": "UNC_M2M_DIRECT2CORE_NOT_TAKEN_NOTFORKED", 1764 "Counter": "0,1,2,3", 1765 "EventCode": "0x60", 1766 "EventName": "UNC_M2M_DIRECT2CORE_NOT_TAKEN_NOTFORKED", 1767 "Experimental": "1", 1768 "PerPkg": "1", 1769 "Unit": "M2M" 1770 }, 1771 { 1772 "BriefDescription": "Number of reads in which direct to core transaction was overridden", 1773 "Counter": "0,1,2,3", 1774 "EventCode": "0x25", 1775 "EventName": "UNC_M2M_DIRECT2CORE_TXN_OVERRIDE", 1776 "Experimental": "1", 1777 "PerPkg": "1", 1778 "Unit": "M2M" 1779 }, 1780 { 1781 "BriefDescription": "Number of reads in which direct to Intel UPI transactions were overridden", 1782 "Counter": "0,1,2,3", 1783 "EventCode": "0x28", 1784 "EventName": "UNC_M2M_DIRECT2UPI_NOT_TAKEN_CREDITS", 1785 "Experimental": "1", 1786 "PerPkg": "1", 1787 "Unit": "M2M" 1788 }, 1789 { 1790 "BriefDescription": "Cycles when Direct2UPI was Disabled", 1791 "Counter": "0,1,2,3", 1792 "EventCode": "0x27", 1793 "EventName": "UNC_M2M_DIRECT2UPI_NOT_TAKEN_DIRSTATE", 1794 "Experimental": "1", 1795 "PerPkg": "1", 1796 "Unit": "M2M" 1797 }, 1798 { 1799 "BriefDescription": "Number of reads that a message sent direct2 Intel UPI was overridden", 1800 "Counter": "0,1,2,3", 1801 "EventCode": "0x29", 1802 "EventName": "UNC_M2M_DIRECT2UPI_TXN_OVERRIDE", 1803 "Experimental": "1", 1804 "PerPkg": "1", 1805 "PublicDescription": "Clockticks of the mesh to PCI (M2P)", 1806 "Unit": "M2M" 1807 }, 1808 { 1809 "BriefDescription": "Directory Hit : On NonDirty Line in A State", 1810 "Counter": "0,1,2,3", 1811 "EventCode": "0x2A", 1812 "EventName": "UNC_M2M_DIRECTORY_HIT.CLEAN_A", 1813 "Experimental": "1", 1814 "PerPkg": "1", 1815 "UMask": "0x80", 1816 "Unit": "M2M" 1817 }, 1818 { 1819 "BriefDescription": "Directory Hit : On NonDirty Line in I State", 1820 "Counter": "0,1,2,3", 1821 "EventCode": "0x2A", 1822 "EventName": "UNC_M2M_DIRECTORY_HIT.CLEAN_I", 1823 "Experimental": "1", 1824 "PerPkg": "1", 1825 "UMask": "0x10", 1826 "Unit": "M2M" 1827 }, 1828 { 1829 "BriefDescription": "Directory Hit : On NonDirty Line in L State", 1830 "Counter": "0,1,2,3", 1831 "EventCode": "0x2A", 1832 "EventName": "UNC_M2M_DIRECTORY_HIT.CLEAN_P", 1833 "Experimental": "1", 1834 "PerPkg": "1", 1835 "UMask": "0x40", 1836 "Unit": "M2M" 1837 }, 1838 { 1839 "BriefDescription": "Directory Hit : On NonDirty Line in S State", 1840 "Counter": "0,1,2,3", 1841 "EventCode": "0x2A", 1842 "EventName": "UNC_M2M_DIRECTORY_HIT.CLEAN_S", 1843 "Experimental": "1", 1844 "PerPkg": "1", 1845 "UMask": "0x20", 1846 "Unit": "M2M" 1847 }, 1848 { 1849 "BriefDescription": "Directory Hit : On Dirty Line in A State", 1850 "Counter": "0,1,2,3", 1851 "EventCode": "0x2A", 1852 "EventName": "UNC_M2M_DIRECTORY_HIT.DIRTY_A", 1853 "Experimental": "1", 1854 "PerPkg": "1", 1855 "UMask": "0x8", 1856 "Unit": "M2M" 1857 }, 1858 { 1859 "BriefDescription": "Directory Hit : On Dirty Line in I State", 1860 "Counter": "0,1,2,3", 1861 "EventCode": "0x2A", 1862 "EventName": "UNC_M2M_DIRECTORY_HIT.DIRTY_I", 1863 "Experimental": "1", 1864 "PerPkg": "1", 1865 "UMask": "0x1", 1866 "Unit": "M2M" 1867 }, 1868 { 1869 "BriefDescription": "Directory Hit : On Dirty Line in L State", 1870 "Counter": "0,1,2,3", 1871 "EventCode": "0x2A", 1872 "EventName": "UNC_M2M_DIRECTORY_HIT.DIRTY_P", 1873 "Experimental": "1", 1874 "PerPkg": "1", 1875 "UMask": "0x4", 1876 "Unit": "M2M" 1877 }, 1878 { 1879 "BriefDescription": "Directory Hit : On Dirty Line in S State", 1880 "Counter": "0,1,2,3", 1881 "EventCode": "0x2A", 1882 "EventName": "UNC_M2M_DIRECTORY_HIT.DIRTY_S", 1883 "Experimental": "1", 1884 "PerPkg": "1", 1885 "UMask": "0x2", 1886 "Unit": "M2M" 1887 }, 1888 { 1889 "BriefDescription": "Multi-socket cacheline Directory Lookups : Found in any state", 1890 "Counter": "0,1,2,3", 1891 "EventCode": "0x2D", 1892 "EventName": "UNC_M2M_DIRECTORY_LOOKUP.ANY", 1893 "PerPkg": "1", 1894 "UMask": "0x1", 1895 "Unit": "M2M" 1896 }, 1897 { 1898 "BriefDescription": "Multi-socket cacheline Directory Lookups : Found in A state", 1899 "Counter": "0,1,2,3", 1900 "EventCode": "0x2D", 1901 "EventName": "UNC_M2M_DIRECTORY_LOOKUP.STATE_A", 1902 "PerPkg": "1", 1903 "UMask": "0x8", 1904 "Unit": "M2M" 1905 }, 1906 { 1907 "BriefDescription": "Multi-socket cacheline Directory Lookups : Found in I state", 1908 "Counter": "0,1,2,3", 1909 "EventCode": "0x2D", 1910 "EventName": "UNC_M2M_DIRECTORY_LOOKUP.STATE_I", 1911 "PerPkg": "1", 1912 "UMask": "0x2", 1913 "Unit": "M2M" 1914 }, 1915 { 1916 "BriefDescription": "Multi-socket cacheline Directory Lookups : Found in S state", 1917 "Counter": "0,1,2,3", 1918 "EventCode": "0x2D", 1919 "EventName": "UNC_M2M_DIRECTORY_LOOKUP.STATE_S", 1920 "PerPkg": "1", 1921 "UMask": "0x4", 1922 "Unit": "M2M" 1923 }, 1924 { 1925 "BriefDescription": "Directory Miss : On NonDirty Line in A State", 1926 "Counter": "0,1,2,3", 1927 "EventCode": "0x2B", 1928 "EventName": "UNC_M2M_DIRECTORY_MISS.CLEAN_A", 1929 "Experimental": "1", 1930 "PerPkg": "1", 1931 "UMask": "0x80", 1932 "Unit": "M2M" 1933 }, 1934 { 1935 "BriefDescription": "Directory Miss : On NonDirty Line in I State", 1936 "Counter": "0,1,2,3", 1937 "EventCode": "0x2B", 1938 "EventName": "UNC_M2M_DIRECTORY_MISS.CLEAN_I", 1939 "Experimental": "1", 1940 "PerPkg": "1", 1941 "UMask": "0x10", 1942 "Unit": "M2M" 1943 }, 1944 { 1945 "BriefDescription": "Directory Miss : On NonDirty Line in L State", 1946 "Counter": "0,1,2,3", 1947 "EventCode": "0x2B", 1948 "EventName": "UNC_M2M_DIRECTORY_MISS.CLEAN_P", 1949 "Experimental": "1", 1950 "PerPkg": "1", 1951 "UMask": "0x40", 1952 "Unit": "M2M" 1953 }, 1954 { 1955 "BriefDescription": "Directory Miss : On NonDirty Line in S State", 1956 "Counter": "0,1,2,3", 1957 "EventCode": "0x2B", 1958 "EventName": "UNC_M2M_DIRECTORY_MISS.CLEAN_S", 1959 "Experimental": "1", 1960 "PerPkg": "1", 1961 "UMask": "0x20", 1962 "Unit": "M2M" 1963 }, 1964 { 1965 "BriefDescription": "Directory Miss : On Dirty Line in A State", 1966 "Counter": "0,1,2,3", 1967 "EventCode": "0x2B", 1968 "EventName": "UNC_M2M_DIRECTORY_MISS.DIRTY_A", 1969 "Experimental": "1", 1970 "PerPkg": "1", 1971 "UMask": "0x8", 1972 "Unit": "M2M" 1973 }, 1974 { 1975 "BriefDescription": "Directory Miss : On Dirty Line in I State", 1976 "Counter": "0,1,2,3", 1977 "EventCode": "0x2B", 1978 "EventName": "UNC_M2M_DIRECTORY_MISS.DIRTY_I", 1979 "Experimental": "1", 1980 "PerPkg": "1", 1981 "UMask": "0x1", 1982 "Unit": "M2M" 1983 }, 1984 { 1985 "BriefDescription": "Directory Miss : On Dirty Line in L State", 1986 "Counter": "0,1,2,3", 1987 "EventCode": "0x2B", 1988 "EventName": "UNC_M2M_DIRECTORY_MISS.DIRTY_P", 1989 "Experimental": "1", 1990 "PerPkg": "1", 1991 "UMask": "0x4", 1992 "Unit": "M2M" 1993 }, 1994 { 1995 "BriefDescription": "Directory Miss : On Dirty Line in S State", 1996 "Counter": "0,1,2,3", 1997 "EventCode": "0x2B", 1998 "EventName": "UNC_M2M_DIRECTORY_MISS.DIRTY_S", 1999 "Experimental": "1", 2000 "PerPkg": "1", 2001 "UMask": "0x2", 2002 "Unit": "M2M" 2003 }, 2004 { 2005 "BriefDescription": "Multi-socket cacheline Directory Updates : From/to any state. Note: event counts are incorrect in 2LM mode.", 2006 "Counter": "0,1,2,3", 2007 "EventCode": "0x2e", 2008 "EventName": "UNC_M2M_DIRECTORY_UPDATE.ANY", 2009 "PerPkg": "1", 2010 "UMask": "0x1", 2011 "Unit": "M2M" 2012 }, 2013 { 2014 "BriefDescription": "Distress signal asserted : DPT Local", 2015 "Counter": "0,1,2,3", 2016 "EventCode": "0xAF", 2017 "EventName": "UNC_M2M_DISTRESS_ASSERTED.DPT_LOCAL", 2018 "Experimental": "1", 2019 "PerPkg": "1", 2020 "PublicDescription": "Distress signal asserted : DPT Local : Counts the number of cycles either the local or incoming distress signals are asserted. : Dynamic Prefetch Throttle triggered by this tile", 2021 "UMask": "0x4", 2022 "Unit": "M2M" 2023 }, 2024 { 2025 "BriefDescription": "Distress signal asserted : DPT Remote", 2026 "Counter": "0,1,2,3", 2027 "EventCode": "0xAF", 2028 "EventName": "UNC_M2M_DISTRESS_ASSERTED.DPT_NONLOCAL", 2029 "Experimental": "1", 2030 "PerPkg": "1", 2031 "PublicDescription": "Distress signal asserted : DPT Remote : Counts the number of cycles either the local or incoming distress signals are asserted. : Dynamic Prefetch Throttle received by this tile", 2032 "UMask": "0x8", 2033 "Unit": "M2M" 2034 }, 2035 { 2036 "BriefDescription": "Distress signal asserted : DPT Stalled - IV", 2037 "Counter": "0,1,2,3", 2038 "EventCode": "0xAF", 2039 "EventName": "UNC_M2M_DISTRESS_ASSERTED.DPT_STALL_IV", 2040 "Experimental": "1", 2041 "PerPkg": "1", 2042 "PublicDescription": "Distress signal asserted : DPT Stalled - IV : Counts the number of cycles either the local or incoming distress signals are asserted. : DPT occurred while regular IVs were received, causing DPT to be stalled", 2043 "UMask": "0x40", 2044 "Unit": "M2M" 2045 }, 2046 { 2047 "BriefDescription": "Distress signal asserted : DPT Stalled - No Credit", 2048 "Counter": "0,1,2,3", 2049 "EventCode": "0xAF", 2050 "EventName": "UNC_M2M_DISTRESS_ASSERTED.DPT_STALL_NOCRD", 2051 "Experimental": "1", 2052 "PerPkg": "1", 2053 "PublicDescription": "Distress signal asserted : DPT Stalled - No Credit : Counts the number of cycles either the local or incoming distress signals are asserted. : DPT occurred while credit not available causing DPT to be stalled", 2054 "UMask": "0x80", 2055 "Unit": "M2M" 2056 }, 2057 { 2058 "BriefDescription": "Distress signal asserted : Horizontal", 2059 "Counter": "0,1,2,3", 2060 "EventCode": "0xAF", 2061 "EventName": "UNC_M2M_DISTRESS_ASSERTED.HORZ", 2062 "Experimental": "1", 2063 "PerPkg": "1", 2064 "PublicDescription": "Distress signal asserted : Horizontal : Counts the number of cycles either the local or incoming distress signals are asserted. : If TGR egress is full, then agents will throttle outgoing AD IDI transactions", 2065 "UMask": "0x2", 2066 "Unit": "M2M" 2067 }, 2068 { 2069 "BriefDescription": "Distress signal asserted : PMM Local", 2070 "Counter": "0,1,2,3", 2071 "EventCode": "0xAF", 2072 "EventName": "UNC_M2M_DISTRESS_ASSERTED.PMM_LOCAL", 2073 "Experimental": "1", 2074 "PerPkg": "1", 2075 "PublicDescription": "Distress signal asserted : PMM Local : Counts the number of cycles either the local or incoming distress signals are asserted. : If the CHA TOR has too many PMM transactions, this signal will throttle outgoing MS2IDI traffic", 2076 "UMask": "0x10", 2077 "Unit": "M2M" 2078 }, 2079 { 2080 "BriefDescription": "Distress signal asserted : PMM Remote", 2081 "Counter": "0,1,2,3", 2082 "EventCode": "0xAF", 2083 "EventName": "UNC_M2M_DISTRESS_ASSERTED.PMM_NONLOCAL", 2084 "Experimental": "1", 2085 "PerPkg": "1", 2086 "PublicDescription": "Distress signal asserted : PMM Remote : Counts the number of cycles either the local or incoming distress signals are asserted. : If another CHA TOR has too many PMM transactions, this signal will throttle outgoing MS2IDI traffic", 2087 "UMask": "0x20", 2088 "Unit": "M2M" 2089 }, 2090 { 2091 "BriefDescription": "Distress signal asserted : Vertical", 2092 "Counter": "0,1,2,3", 2093 "EventCode": "0xAF", 2094 "EventName": "UNC_M2M_DISTRESS_ASSERTED.VERT", 2095 "Experimental": "1", 2096 "PerPkg": "1", 2097 "PublicDescription": "Distress signal asserted : Vertical : Counts the number of cycles either the local or incoming distress signals are asserted. : If IRQ egress is full, then agents will throttle outgoing AD IDI transactions", 2098 "UMask": "0x1", 2099 "Unit": "M2M" 2100 }, 2101 { 2102 "BriefDescription": "UNC_M2M_DISTRESS_PMM", 2103 "Counter": "0,1,2,3", 2104 "EventCode": "0xF2", 2105 "EventName": "UNC_M2M_DISTRESS_PMM", 2106 "Experimental": "1", 2107 "PerPkg": "1", 2108 "Unit": "M2M" 2109 }, 2110 { 2111 "BriefDescription": "UNC_M2M_DISTRESS_PMM_MEMMODE", 2112 "Counter": "0,1,2,3", 2113 "EventCode": "0xF1", 2114 "EventName": "UNC_M2M_DISTRESS_PMM_MEMMODE", 2115 "Experimental": "1", 2116 "PerPkg": "1", 2117 "Unit": "M2M" 2118 }, 2119 { 2120 "BriefDescription": "Egress Blocking due to Ordering requirements : Down", 2121 "Counter": "0,1,2,3", 2122 "EventCode": "0xBA", 2123 "EventName": "UNC_M2M_EGRESS_ORDERING.IV_SNOOPGO_DN", 2124 "Experimental": "1", 2125 "PerPkg": "1", 2126 "PublicDescription": "Egress Blocking due to Ordering requirements : Down : Counts number of cycles IV was blocked in the TGR Egress due to SNP/GO Ordering requirements", 2127 "UMask": "0x4", 2128 "Unit": "M2M" 2129 }, 2130 { 2131 "BriefDescription": "Egress Blocking due to Ordering requirements : Up", 2132 "Counter": "0,1,2,3", 2133 "EventCode": "0xBA", 2134 "EventName": "UNC_M2M_EGRESS_ORDERING.IV_SNOOPGO_UP", 2135 "Experimental": "1", 2136 "PerPkg": "1", 2137 "PublicDescription": "Egress Blocking due to Ordering requirements : Up : Counts number of cycles IV was blocked in the TGR Egress due to SNP/GO Ordering requirements", 2138 "UMask": "0x1", 2139 "Unit": "M2M" 2140 }, 2141 { 2142 "BriefDescription": "Horizontal AD Ring In Use : Left and Even", 2143 "Counter": "0,1,2,3", 2144 "EventCode": "0xB6", 2145 "EventName": "UNC_M2M_HORZ_RING_AD_IN_USE.LEFT_EVEN", 2146 "Experimental": "1", 2147 "PerPkg": "1", 2148 "PublicDescription": "Horizontal AD Ring In Use : Left and Even : Counts the number of cycles that the Horizontal AD ring is being used at this ring stop. This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop. We really have two rings -- a clockwise ring and a counter-clockwise ring. On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring. On the right side of the ring, this is reversed. The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring. In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.", 2149 "UMask": "0x1", 2150 "Unit": "M2M" 2151 }, 2152 { 2153 "BriefDescription": "Horizontal AD Ring In Use : Left and Odd", 2154 "Counter": "0,1,2,3", 2155 "EventCode": "0xB6", 2156 "EventName": "UNC_M2M_HORZ_RING_AD_IN_USE.LEFT_ODD", 2157 "Experimental": "1", 2158 "PerPkg": "1", 2159 "PublicDescription": "Horizontal AD Ring In Use : Left and Odd : Counts the number of cycles that the Horizontal AD ring is being used at this ring stop. This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop. We really have two rings -- a clockwise ring and a counter-clockwise ring. On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring. On the right side of the ring, this is reversed. The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring. In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.", 2160 "UMask": "0x2", 2161 "Unit": "M2M" 2162 }, 2163 { 2164 "BriefDescription": "Horizontal AD Ring In Use : Right and Even", 2165 "Counter": "0,1,2,3", 2166 "EventCode": "0xB6", 2167 "EventName": "UNC_M2M_HORZ_RING_AD_IN_USE.RIGHT_EVEN", 2168 "Experimental": "1", 2169 "PerPkg": "1", 2170 "PublicDescription": "Horizontal AD Ring In Use : Right and Even : Counts the number of cycles that the Horizontal AD ring is being used at this ring stop. This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop. We really have two rings -- a clockwise ring and a counter-clockwise ring. On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring. On the right side of the ring, this is reversed. The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring. In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.", 2171 "UMask": "0x4", 2172 "Unit": "M2M" 2173 }, 2174 { 2175 "BriefDescription": "Horizontal AD Ring In Use : Right and Odd", 2176 "Counter": "0,1,2,3", 2177 "EventCode": "0xB6", 2178 "EventName": "UNC_M2M_HORZ_RING_AD_IN_USE.RIGHT_ODD", 2179 "Experimental": "1", 2180 "PerPkg": "1", 2181 "PublicDescription": "Horizontal AD Ring In Use : Right and Odd : Counts the number of cycles that the Horizontal AD ring is being used at this ring stop. This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop. We really have two rings -- a clockwise ring and a counter-clockwise ring. On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring. On the right side of the ring, this is reversed. The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring. In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.", 2182 "UMask": "0x8", 2183 "Unit": "M2M" 2184 }, 2185 { 2186 "BriefDescription": "Horizontal AK Ring In Use : Left and Even", 2187 "Counter": "0,1,2,3", 2188 "EventCode": "0xBB", 2189 "EventName": "UNC_M2M_HORZ_RING_AKC_IN_USE.LEFT_EVEN", 2190 "Experimental": "1", 2191 "PerPkg": "1", 2192 "PublicDescription": "Horizontal AK Ring In Use : Left and Even : Counts the number of cycles that the Horizontal AKC ring is being used at this ring stop. This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings in JKT -- a clockwise ring and a counter-clockwise ring. On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring. On the right side of the ring, this is reversed. The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring. In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.", 2193 "UMask": "0x1", 2194 "Unit": "M2M" 2195 }, 2196 { 2197 "BriefDescription": "Horizontal AK Ring In Use : Left and Odd", 2198 "Counter": "0,1,2,3", 2199 "EventCode": "0xBB", 2200 "EventName": "UNC_M2M_HORZ_RING_AKC_IN_USE.LEFT_ODD", 2201 "Experimental": "1", 2202 "PerPkg": "1", 2203 "PublicDescription": "Horizontal AK Ring In Use : Left and Odd : Counts the number of cycles that the Horizontal AKC ring is being used at this ring stop. This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings in JKT -- a clockwise ring and a counter-clockwise ring. On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring. On the right side of the ring, this is reversed. The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring. In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.", 2204 "UMask": "0x2", 2205 "Unit": "M2M" 2206 }, 2207 { 2208 "BriefDescription": "Horizontal AK Ring In Use : Right and Even", 2209 "Counter": "0,1,2,3", 2210 "EventCode": "0xBB", 2211 "EventName": "UNC_M2M_HORZ_RING_AKC_IN_USE.RIGHT_EVEN", 2212 "Experimental": "1", 2213 "PerPkg": "1", 2214 "PublicDescription": "Horizontal AK Ring In Use : Right and Even : Counts the number of cycles that the Horizontal AKC ring is being used at this ring stop. This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings in JKT -- a clockwise ring and a counter-clockwise ring. On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring. On the right side of the ring, this is reversed. The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring. In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.", 2215 "UMask": "0x4", 2216 "Unit": "M2M" 2217 }, 2218 { 2219 "BriefDescription": "Horizontal AK Ring In Use : Right and Odd", 2220 "Counter": "0,1,2,3", 2221 "EventCode": "0xBB", 2222 "EventName": "UNC_M2M_HORZ_RING_AKC_IN_USE.RIGHT_ODD", 2223 "Experimental": "1", 2224 "PerPkg": "1", 2225 "PublicDescription": "Horizontal AK Ring In Use : Right and Odd : Counts the number of cycles that the Horizontal AKC ring is being used at this ring stop. This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings in JKT -- a clockwise ring and a counter-clockwise ring. On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring. On the right side of the ring, this is reversed. The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring. In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.", 2226 "UMask": "0x8", 2227 "Unit": "M2M" 2228 }, 2229 { 2230 "BriefDescription": "Horizontal AK Ring In Use : Left and Even", 2231 "Counter": "0,1,2,3", 2232 "EventCode": "0xB7", 2233 "EventName": "UNC_M2M_HORZ_RING_AK_IN_USE.LEFT_EVEN", 2234 "Experimental": "1", 2235 "PerPkg": "1", 2236 "PublicDescription": "Horizontal AK Ring In Use : Left and Even : Counts the number of cycles that the Horizontal AK ring is being used at this ring stop. This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring. On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring. On the right side of the ring, this is reversed. The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring. In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.", 2237 "UMask": "0x1", 2238 "Unit": "M2M" 2239 }, 2240 { 2241 "BriefDescription": "Horizontal AK Ring In Use : Left and Odd", 2242 "Counter": "0,1,2,3", 2243 "EventCode": "0xB7", 2244 "EventName": "UNC_M2M_HORZ_RING_AK_IN_USE.LEFT_ODD", 2245 "Experimental": "1", 2246 "PerPkg": "1", 2247 "PublicDescription": "Horizontal AK Ring In Use : Left and Odd : Counts the number of cycles that the Horizontal AK ring is being used at this ring stop. This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring. On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring. On the right side of the ring, this is reversed. The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring. In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.", 2248 "UMask": "0x2", 2249 "Unit": "M2M" 2250 }, 2251 { 2252 "BriefDescription": "Horizontal AK Ring In Use : Right and Even", 2253 "Counter": "0,1,2,3", 2254 "EventCode": "0xB7", 2255 "EventName": "UNC_M2M_HORZ_RING_AK_IN_USE.RIGHT_EVEN", 2256 "Experimental": "1", 2257 "PerPkg": "1", 2258 "PublicDescription": "Horizontal AK Ring In Use : Right and Even : Counts the number of cycles that the Horizontal AK ring is being used at this ring stop. This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring. On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring. On the right side of the ring, this is reversed. The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring. In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.", 2259 "UMask": "0x4", 2260 "Unit": "M2M" 2261 }, 2262 { 2263 "BriefDescription": "Horizontal AK Ring In Use : Right and Odd", 2264 "Counter": "0,1,2,3", 2265 "EventCode": "0xB7", 2266 "EventName": "UNC_M2M_HORZ_RING_AK_IN_USE.RIGHT_ODD", 2267 "Experimental": "1", 2268 "PerPkg": "1", 2269 "PublicDescription": "Horizontal AK Ring In Use : Right and Odd : Counts the number of cycles that the Horizontal AK ring is being used at this ring stop. This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring. On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring. On the right side of the ring, this is reversed. The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring. In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.", 2270 "UMask": "0x8", 2271 "Unit": "M2M" 2272 }, 2273 { 2274 "BriefDescription": "Horizontal BL Ring in Use : Left and Even", 2275 "Counter": "0,1,2,3", 2276 "EventCode": "0xB8", 2277 "EventName": "UNC_M2M_HORZ_RING_BL_IN_USE.LEFT_EVEN", 2278 "Experimental": "1", 2279 "PerPkg": "1", 2280 "PublicDescription": "Horizontal BL Ring in Use : Left and Even : Counts the number of cycles that the Horizontal BL ring is being used at this ring stop. This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring. On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring. On the right side of the ring, this is reversed. The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring. In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.", 2281 "UMask": "0x1", 2282 "Unit": "M2M" 2283 }, 2284 { 2285 "BriefDescription": "Horizontal BL Ring in Use : Left and Odd", 2286 "Counter": "0,1,2,3", 2287 "EventCode": "0xB8", 2288 "EventName": "UNC_M2M_HORZ_RING_BL_IN_USE.LEFT_ODD", 2289 "Experimental": "1", 2290 "PerPkg": "1", 2291 "PublicDescription": "Horizontal BL Ring in Use : Left and Odd : Counts the number of cycles that the Horizontal BL ring is being used at this ring stop. This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring. On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring. On the right side of the ring, this is reversed. The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring. In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.", 2292 "UMask": "0x2", 2293 "Unit": "M2M" 2294 }, 2295 { 2296 "BriefDescription": "Horizontal BL Ring in Use : Right and Even", 2297 "Counter": "0,1,2,3", 2298 "EventCode": "0xB8", 2299 "EventName": "UNC_M2M_HORZ_RING_BL_IN_USE.RIGHT_EVEN", 2300 "Experimental": "1", 2301 "PerPkg": "1", 2302 "PublicDescription": "Horizontal BL Ring in Use : Right and Even : Counts the number of cycles that the Horizontal BL ring is being used at this ring stop. This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring. On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring. On the right side of the ring, this is reversed. The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring. In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.", 2303 "UMask": "0x4", 2304 "Unit": "M2M" 2305 }, 2306 { 2307 "BriefDescription": "Horizontal BL Ring in Use : Right and Odd", 2308 "Counter": "0,1,2,3", 2309 "EventCode": "0xB8", 2310 "EventName": "UNC_M2M_HORZ_RING_BL_IN_USE.RIGHT_ODD", 2311 "Experimental": "1", 2312 "PerPkg": "1", 2313 "PublicDescription": "Horizontal BL Ring in Use : Right and Odd : Counts the number of cycles that the Horizontal BL ring is being used at this ring stop. This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring. On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring. On the right side of the ring, this is reversed. The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring. In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.", 2314 "UMask": "0x8", 2315 "Unit": "M2M" 2316 }, 2317 { 2318 "BriefDescription": "Horizontal IV Ring in Use : Left", 2319 "Counter": "0,1,2,3", 2320 "EventCode": "0xB9", 2321 "EventName": "UNC_M2M_HORZ_RING_IV_IN_USE.LEFT", 2322 "Experimental": "1", 2323 "PerPkg": "1", 2324 "PublicDescription": "Horizontal IV Ring in Use : Left : Counts the number of cycles that the Horizontal IV ring is being used at this ring stop. This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop. There is only 1 IV ring. Therefore, if one wants to monitor the Even ring, they should select both UP_EVEN and DN_EVEN. To monitor the Odd ring, they should select both UP_ODD and DN_ODD.", 2325 "UMask": "0x1", 2326 "Unit": "M2M" 2327 }, 2328 { 2329 "BriefDescription": "Horizontal IV Ring in Use : Right", 2330 "Counter": "0,1,2,3", 2331 "EventCode": "0xB9", 2332 "EventName": "UNC_M2M_HORZ_RING_IV_IN_USE.RIGHT", 2333 "Experimental": "1", 2334 "PerPkg": "1", 2335 "PublicDescription": "Horizontal IV Ring in Use : Right : Counts the number of cycles that the Horizontal IV ring is being used at this ring stop. This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop. There is only 1 IV ring. Therefore, if one wants to monitor the Even ring, they should select both UP_EVEN and DN_EVEN. To monitor the Odd ring, they should select both UP_ODD and DN_ODD.", 2336 "UMask": "0x4", 2337 "Unit": "M2M" 2338 }, 2339 { 2340 "BriefDescription": "M2M Reads Issued to iMC : All, regardless of priority. - All Channels", 2341 "Counter": "0,1,2,3", 2342 "EventCode": "0x37", 2343 "EventName": "UNC_M2M_IMC_READS.ALL", 2344 "Experimental": "1", 2345 "PerPkg": "1", 2346 "UMask": "0x704", 2347 "Unit": "M2M" 2348 }, 2349 { 2350 "BriefDescription": "M2M Reads Issued to iMC : All, regardless of priority. - Ch0", 2351 "Counter": "0,1,2,3", 2352 "EventCode": "0x37", 2353 "EventName": "UNC_M2M_IMC_READS.CH0_ALL", 2354 "Experimental": "1", 2355 "PerPkg": "1", 2356 "UMask": "0x104", 2357 "Unit": "M2M" 2358 }, 2359 { 2360 "BriefDescription": "M2M Reads Issued to iMC : From TGR - Ch0", 2361 "Counter": "0,1,2,3", 2362 "EventCode": "0x37", 2363 "EventName": "UNC_M2M_IMC_READS.CH0_FROM_TGR", 2364 "Experimental": "1", 2365 "PerPkg": "1", 2366 "UMask": "0x140", 2367 "Unit": "M2M" 2368 }, 2369 { 2370 "BriefDescription": "M2M Reads Issued to iMC : Critical Priority - Ch0", 2371 "Counter": "0,1,2,3", 2372 "EventCode": "0x37", 2373 "EventName": "UNC_M2M_IMC_READS.CH0_ISOCH", 2374 "Experimental": "1", 2375 "PerPkg": "1", 2376 "UMask": "0x102", 2377 "Unit": "M2M" 2378 }, 2379 { 2380 "BriefDescription": "M2M Reads Issued to iMC : Normal Priority - Ch0", 2381 "Counter": "0,1,2,3", 2382 "EventCode": "0x37", 2383 "EventName": "UNC_M2M_IMC_READS.CH0_NORMAL", 2384 "Experimental": "1", 2385 "PerPkg": "1", 2386 "UMask": "0x101", 2387 "Unit": "M2M" 2388 }, 2389 { 2390 "BriefDescription": "M2M Reads Issued to iMC : DDR, acting as Cache - Ch0", 2391 "Counter": "0,1,2,3", 2392 "EventCode": "0x37", 2393 "EventName": "UNC_M2M_IMC_READS.CH0_TO_DDR_AS_CACHE", 2394 "Experimental": "1", 2395 "PerPkg": "1", 2396 "UMask": "0x110", 2397 "Unit": "M2M" 2398 }, 2399 { 2400 "BriefDescription": "M2M Reads Issued to iMC : DDR - Ch0", 2401 "Counter": "0,1,2,3", 2402 "EventCode": "0x37", 2403 "EventName": "UNC_M2M_IMC_READS.CH0_TO_DDR_AS_MEM", 2404 "Experimental": "1", 2405 "PerPkg": "1", 2406 "UMask": "0x108", 2407 "Unit": "M2M" 2408 }, 2409 { 2410 "BriefDescription": "M2M Reads Issued to iMC : PMM - Ch0", 2411 "Counter": "0,1,2,3", 2412 "EventCode": "0x37", 2413 "EventName": "UNC_M2M_IMC_READS.CH0_TO_PMM", 2414 "Experimental": "1", 2415 "PerPkg": "1", 2416 "PublicDescription": "M2M Reads Issued to iMC : PMM - Ch0 : Counts all PMM dimm read requests(full line) sent from M2M to iMC", 2417 "UMask": "0x120", 2418 "Unit": "M2M" 2419 }, 2420 { 2421 "BriefDescription": "M2M Reads Issued to iMC : All, regardless of priority. - Ch1", 2422 "Counter": "0,1,2,3", 2423 "EventCode": "0x37", 2424 "EventName": "UNC_M2M_IMC_READS.CH1_ALL", 2425 "Experimental": "1", 2426 "PerPkg": "1", 2427 "UMask": "0x204", 2428 "Unit": "M2M" 2429 }, 2430 { 2431 "BriefDescription": "M2M Reads Issued to iMC : From TGR - Ch1", 2432 "Counter": "0,1,2,3", 2433 "EventCode": "0x37", 2434 "EventName": "UNC_M2M_IMC_READS.CH1_FROM_TGR", 2435 "Experimental": "1", 2436 "PerPkg": "1", 2437 "UMask": "0x240", 2438 "Unit": "M2M" 2439 }, 2440 { 2441 "BriefDescription": "M2M Reads Issued to iMC : Critical Priority - Ch1", 2442 "Counter": "0,1,2,3", 2443 "EventCode": "0x37", 2444 "EventName": "UNC_M2M_IMC_READS.CH1_ISOCH", 2445 "Experimental": "1", 2446 "PerPkg": "1", 2447 "UMask": "0x202", 2448 "Unit": "M2M" 2449 }, 2450 { 2451 "BriefDescription": "M2M Reads Issued to iMC : Normal Priority - Ch1", 2452 "Counter": "0,1,2,3", 2453 "EventCode": "0x37", 2454 "EventName": "UNC_M2M_IMC_READS.CH1_NORMAL", 2455 "Experimental": "1", 2456 "PerPkg": "1", 2457 "UMask": "0x201", 2458 "Unit": "M2M" 2459 }, 2460 { 2461 "BriefDescription": "M2M Reads Issued to iMC : DDR, acting as Cache - Ch1", 2462 "Counter": "0,1,2,3", 2463 "EventCode": "0x37", 2464 "EventName": "UNC_M2M_IMC_READS.CH1_TO_DDR_AS_CACHE", 2465 "Experimental": "1", 2466 "PerPkg": "1", 2467 "UMask": "0x210", 2468 "Unit": "M2M" 2469 }, 2470 { 2471 "BriefDescription": "M2M Reads Issued to iMC : DDR - Ch1", 2472 "Counter": "0,1,2,3", 2473 "EventCode": "0x37", 2474 "EventName": "UNC_M2M_IMC_READS.CH1_TO_DDR_AS_MEM", 2475 "Experimental": "1", 2476 "PerPkg": "1", 2477 "UMask": "0x208", 2478 "Unit": "M2M" 2479 }, 2480 { 2481 "BriefDescription": "M2M Reads Issued to iMC : PMM - Ch1", 2482 "Counter": "0,1,2,3", 2483 "EventCode": "0x37", 2484 "EventName": "UNC_M2M_IMC_READS.CH1_TO_PMM", 2485 "Experimental": "1", 2486 "PerPkg": "1", 2487 "PublicDescription": "M2M Reads Issued to iMC : PMM - Ch1 : Counts all PMM dimm read requests(full line) sent from M2M to iMC", 2488 "UMask": "0x220", 2489 "Unit": "M2M" 2490 }, 2491 { 2492 "BriefDescription": "M2M Reads Issued to iMC : From TGR - Ch2", 2493 "Counter": "0,1,2,3", 2494 "EventCode": "0x37", 2495 "EventName": "UNC_M2M_IMC_READS.CH2_FROM_TGR", 2496 "Experimental": "1", 2497 "PerPkg": "1", 2498 "UMask": "0x440", 2499 "Unit": "M2M" 2500 }, 2501 { 2502 "BriefDescription": "M2M Reads Issued to iMC : From TGR - All Channels", 2503 "Counter": "0,1,2,3", 2504 "EventCode": "0x37", 2505 "EventName": "UNC_M2M_IMC_READS.FROM_TGR", 2506 "Experimental": "1", 2507 "PerPkg": "1", 2508 "UMask": "0x740", 2509 "Unit": "M2M" 2510 }, 2511 { 2512 "BriefDescription": "M2M Reads Issued to iMC : Critical Priority - All Channels", 2513 "Counter": "0,1,2,3", 2514 "EventCode": "0x37", 2515 "EventName": "UNC_M2M_IMC_READS.ISOCH", 2516 "Experimental": "1", 2517 "PerPkg": "1", 2518 "UMask": "0x702", 2519 "Unit": "M2M" 2520 }, 2521 { 2522 "BriefDescription": "M2M Reads Issued to iMC : Normal Priority - All Channels", 2523 "Counter": "0,1,2,3", 2524 "EventCode": "0x37", 2525 "EventName": "UNC_M2M_IMC_READS.NORMAL", 2526 "Experimental": "1", 2527 "PerPkg": "1", 2528 "UMask": "0x701", 2529 "Unit": "M2M" 2530 }, 2531 { 2532 "BriefDescription": "M2M Reads Issued to iMC : DDR, acting as Cache - All Channels", 2533 "Counter": "0,1,2,3", 2534 "EventCode": "0x37", 2535 "EventName": "UNC_M2M_IMC_READS.TO_DDR_AS_CACHE", 2536 "Experimental": "1", 2537 "PerPkg": "1", 2538 "UMask": "0x710", 2539 "Unit": "M2M" 2540 }, 2541 { 2542 "BriefDescription": "M2M Reads Issued to iMC : DDR - All Channels", 2543 "Counter": "0,1,2,3", 2544 "EventCode": "0x37", 2545 "EventName": "UNC_M2M_IMC_READS.TO_DDR_AS_MEM", 2546 "Experimental": "1", 2547 "PerPkg": "1", 2548 "UMask": "0x708", 2549 "Unit": "M2M" 2550 }, 2551 { 2552 "BriefDescription": "M2M Reads Issued to iMC : PMM - All Channels", 2553 "Counter": "0,1,2,3", 2554 "EventCode": "0x37", 2555 "EventName": "UNC_M2M_IMC_READS.TO_PMM", 2556 "PerPkg": "1", 2557 "UMask": "0x720", 2558 "Unit": "M2M" 2559 }, 2560 { 2561 "BriefDescription": "M2M Writes Issued to iMC : All Writes - All Channels", 2562 "Counter": "0,1,2,3", 2563 "EventCode": "0x38", 2564 "EventName": "UNC_M2M_IMC_WRITES.ALL", 2565 "Experimental": "1", 2566 "PerPkg": "1", 2567 "UMask": "0x1c10", 2568 "Unit": "M2M" 2569 }, 2570 { 2571 "BriefDescription": "M2M Writes Issued to iMC : All Writes - Ch0", 2572 "Counter": "0,1,2,3", 2573 "EventCode": "0x38", 2574 "EventName": "UNC_M2M_IMC_WRITES.CH0_ALL", 2575 "Experimental": "1", 2576 "PerPkg": "1", 2577 "UMask": "0x410", 2578 "Unit": "M2M" 2579 }, 2580 { 2581 "BriefDescription": "M2M Writes Issued to iMC : From TGR - Ch0", 2582 "Counter": "0,1,2,3", 2583 "EventCode": "0x38", 2584 "EventName": "UNC_M2M_IMC_WRITES.CH0_FROM_TGR", 2585 "Experimental": "1", 2586 "PerPkg": "1", 2587 "Unit": "M2M" 2588 }, 2589 { 2590 "BriefDescription": "M2M Writes Issued to iMC : Full Line Non-ISOCH - Ch0", 2591 "Counter": "0,1,2,3", 2592 "EventCode": "0x38", 2593 "EventName": "UNC_M2M_IMC_WRITES.CH0_FULL", 2594 "Experimental": "1", 2595 "PerPkg": "1", 2596 "UMask": "0x401", 2597 "Unit": "M2M" 2598 }, 2599 { 2600 "BriefDescription": "M2M Writes Issued to iMC : ISOCH Full Line - Ch0", 2601 "Counter": "0,1,2,3", 2602 "EventCode": "0x38", 2603 "EventName": "UNC_M2M_IMC_WRITES.CH0_FULL_ISOCH", 2604 "Experimental": "1", 2605 "PerPkg": "1", 2606 "UMask": "0x404", 2607 "Unit": "M2M" 2608 }, 2609 { 2610 "BriefDescription": "M2M Writes Issued to iMC : Non-Inclusive - Ch0", 2611 "Counter": "0,1,2,3", 2612 "EventCode": "0x38", 2613 "EventName": "UNC_M2M_IMC_WRITES.CH0_NI", 2614 "Experimental": "1", 2615 "PerPkg": "1", 2616 "Unit": "M2M" 2617 }, 2618 { 2619 "BriefDescription": "M2M Writes Issued to iMC : Non-Inclusive Miss - Ch0", 2620 "Counter": "0,1,2,3", 2621 "EventCode": "0x38", 2622 "EventName": "UNC_M2M_IMC_WRITES.CH0_NI_MISS", 2623 "Experimental": "1", 2624 "PerPkg": "1", 2625 "Unit": "M2M" 2626 }, 2627 { 2628 "BriefDescription": "M2M Writes Issued to iMC : Partial Non-ISOCH - Ch0", 2629 "Counter": "0,1,2,3", 2630 "EventCode": "0x38", 2631 "EventName": "UNC_M2M_IMC_WRITES.CH0_PARTIAL", 2632 "Experimental": "1", 2633 "PerPkg": "1", 2634 "UMask": "0x402", 2635 "Unit": "M2M" 2636 }, 2637 { 2638 "BriefDescription": "M2M Writes Issued to iMC : ISOCH Partial - Ch0", 2639 "Counter": "0,1,2,3", 2640 "EventCode": "0x38", 2641 "EventName": "UNC_M2M_IMC_WRITES.CH0_PARTIAL_ISOCH", 2642 "Experimental": "1", 2643 "PerPkg": "1", 2644 "UMask": "0x408", 2645 "Unit": "M2M" 2646 }, 2647 { 2648 "BriefDescription": "M2M Writes Issued to iMC : DDR, acting as Cache - Ch0", 2649 "Counter": "0,1,2,3", 2650 "EventCode": "0x38", 2651 "EventName": "UNC_M2M_IMC_WRITES.CH0_TO_DDR_AS_CACHE", 2652 "Experimental": "1", 2653 "PerPkg": "1", 2654 "UMask": "0x440", 2655 "Unit": "M2M" 2656 }, 2657 { 2658 "BriefDescription": "M2M Writes Issued to iMC : DDR - Ch0", 2659 "Counter": "0,1,2,3", 2660 "EventCode": "0x38", 2661 "EventName": "UNC_M2M_IMC_WRITES.CH0_TO_DDR_AS_MEM", 2662 "Experimental": "1", 2663 "PerPkg": "1", 2664 "UMask": "0x420", 2665 "Unit": "M2M" 2666 }, 2667 { 2668 "BriefDescription": "M2M Writes Issued to iMC : PMM - Ch0", 2669 "Counter": "0,1,2,3", 2670 "EventCode": "0x38", 2671 "EventName": "UNC_M2M_IMC_WRITES.CH0_TO_PMM", 2672 "Experimental": "1", 2673 "PerPkg": "1", 2674 "PublicDescription": "M2M Writes Issued to iMC : PMM - Ch0 : Counts all PMM dimm writes requests(full line and partial) sent from M2M to iMC", 2675 "UMask": "0x480", 2676 "Unit": "M2M" 2677 }, 2678 { 2679 "BriefDescription": "M2M Writes Issued to iMC : All Writes - Ch1", 2680 "Counter": "0,1,2,3", 2681 "EventCode": "0x38", 2682 "EventName": "UNC_M2M_IMC_WRITES.CH1_ALL", 2683 "Experimental": "1", 2684 "PerPkg": "1", 2685 "UMask": "0x810", 2686 "Unit": "M2M" 2687 }, 2688 { 2689 "BriefDescription": "M2M Writes Issued to iMC : From TGR - Ch1", 2690 "Counter": "0,1,2,3", 2691 "EventCode": "0x38", 2692 "EventName": "UNC_M2M_IMC_WRITES.CH1_FROM_TGR", 2693 "Experimental": "1", 2694 "PerPkg": "1", 2695 "Unit": "M2M" 2696 }, 2697 { 2698 "BriefDescription": "M2M Writes Issued to iMC : Full Line Non-ISOCH - Ch1", 2699 "Counter": "0,1,2,3", 2700 "EventCode": "0x38", 2701 "EventName": "UNC_M2M_IMC_WRITES.CH1_FULL", 2702 "Experimental": "1", 2703 "PerPkg": "1", 2704 "UMask": "0x801", 2705 "Unit": "M2M" 2706 }, 2707 { 2708 "BriefDescription": "M2M Writes Issued to iMC : ISOCH Full Line - Ch1", 2709 "Counter": "0,1,2,3", 2710 "EventCode": "0x38", 2711 "EventName": "UNC_M2M_IMC_WRITES.CH1_FULL_ISOCH", 2712 "Experimental": "1", 2713 "PerPkg": "1", 2714 "UMask": "0x804", 2715 "Unit": "M2M" 2716 }, 2717 { 2718 "BriefDescription": "M2M Writes Issued to iMC : Non-Inclusive - Ch1", 2719 "Counter": "0,1,2,3", 2720 "EventCode": "0x38", 2721 "EventName": "UNC_M2M_IMC_WRITES.CH1_NI", 2722 "Experimental": "1", 2723 "PerPkg": "1", 2724 "Unit": "M2M" 2725 }, 2726 { 2727 "BriefDescription": "M2M Writes Issued to iMC : Non-Inclusive Miss - Ch1", 2728 "Counter": "0,1,2,3", 2729 "EventCode": "0x38", 2730 "EventName": "UNC_M2M_IMC_WRITES.CH1_NI_MISS", 2731 "Experimental": "1", 2732 "PerPkg": "1", 2733 "Unit": "M2M" 2734 }, 2735 { 2736 "BriefDescription": "M2M Writes Issued to iMC : Partial Non-ISOCH - Ch1", 2737 "Counter": "0,1,2,3", 2738 "EventCode": "0x38", 2739 "EventName": "UNC_M2M_IMC_WRITES.CH1_PARTIAL", 2740 "Experimental": "1", 2741 "PerPkg": "1", 2742 "UMask": "0x802", 2743 "Unit": "M2M" 2744 }, 2745 { 2746 "BriefDescription": "M2M Writes Issued to iMC : ISOCH Partial - Ch1", 2747 "Counter": "0,1,2,3", 2748 "EventCode": "0x38", 2749 "EventName": "UNC_M2M_IMC_WRITES.CH1_PARTIAL_ISOCH", 2750 "Experimental": "1", 2751 "PerPkg": "1", 2752 "UMask": "0x808", 2753 "Unit": "M2M" 2754 }, 2755 { 2756 "BriefDescription": "M2M Writes Issued to iMC : DDR, acting as Cache - Ch1", 2757 "Counter": "0,1,2,3", 2758 "EventCode": "0x38", 2759 "EventName": "UNC_M2M_IMC_WRITES.CH1_TO_DDR_AS_CACHE", 2760 "Experimental": "1", 2761 "PerPkg": "1", 2762 "UMask": "0x840", 2763 "Unit": "M2M" 2764 }, 2765 { 2766 "BriefDescription": "M2M Writes Issued to iMC : DDR - Ch1", 2767 "Counter": "0,1,2,3", 2768 "EventCode": "0x38", 2769 "EventName": "UNC_M2M_IMC_WRITES.CH1_TO_DDR_AS_MEM", 2770 "Experimental": "1", 2771 "PerPkg": "1", 2772 "UMask": "0x820", 2773 "Unit": "M2M" 2774 }, 2775 { 2776 "BriefDescription": "M2M Writes Issued to iMC : PMM - Ch1", 2777 "Counter": "0,1,2,3", 2778 "EventCode": "0x38", 2779 "EventName": "UNC_M2M_IMC_WRITES.CH1_TO_PMM", 2780 "Experimental": "1", 2781 "PerPkg": "1", 2782 "PublicDescription": "M2M Writes Issued to iMC : PMM - Ch1 : Counts all PMM dimm writes requests(full line and partial) sent from M2M to iMC", 2783 "UMask": "0x880", 2784 "Unit": "M2M" 2785 }, 2786 { 2787 "BriefDescription": "M2M Writes Issued to iMC : From TGR - All Channels", 2788 "Counter": "0,1,2,3", 2789 "EventCode": "0x38", 2790 "EventName": "UNC_M2M_IMC_WRITES.FROM_TGR", 2791 "Experimental": "1", 2792 "PerPkg": "1", 2793 "Unit": "M2M" 2794 }, 2795 { 2796 "BriefDescription": "M2M Writes Issued to iMC : Full Line Non-ISOCH - All Channels", 2797 "Counter": "0,1,2,3", 2798 "EventCode": "0x38", 2799 "EventName": "UNC_M2M_IMC_WRITES.FULL", 2800 "Experimental": "1", 2801 "PerPkg": "1", 2802 "UMask": "0x1c01", 2803 "Unit": "M2M" 2804 }, 2805 { 2806 "BriefDescription": "M2M Writes Issued to iMC : ISOCH Full Line - All Channels", 2807 "Counter": "0,1,2,3", 2808 "EventCode": "0x38", 2809 "EventName": "UNC_M2M_IMC_WRITES.FULL_ISOCH", 2810 "Experimental": "1", 2811 "PerPkg": "1", 2812 "UMask": "0x1c04", 2813 "Unit": "M2M" 2814 }, 2815 { 2816 "BriefDescription": "M2M Writes Issued to iMC : Non-Inclusive - All Channels", 2817 "Counter": "0,1,2,3", 2818 "EventCode": "0x38", 2819 "EventName": "UNC_M2M_IMC_WRITES.NI", 2820 "Experimental": "1", 2821 "PerPkg": "1", 2822 "Unit": "M2M" 2823 }, 2824 { 2825 "BriefDescription": "M2M Writes Issued to iMC : Non-Inclusive Miss - All Channels", 2826 "Counter": "0,1,2,3", 2827 "EventCode": "0x38", 2828 "EventName": "UNC_M2M_IMC_WRITES.NI_MISS", 2829 "Experimental": "1", 2830 "PerPkg": "1", 2831 "Unit": "M2M" 2832 }, 2833 { 2834 "BriefDescription": "M2M Writes Issued to iMC : Partial Non-ISOCH - All Channels", 2835 "Counter": "0,1,2,3", 2836 "EventCode": "0x38", 2837 "EventName": "UNC_M2M_IMC_WRITES.PARTIAL", 2838 "Experimental": "1", 2839 "PerPkg": "1", 2840 "UMask": "0x1c02", 2841 "Unit": "M2M" 2842 }, 2843 { 2844 "BriefDescription": "M2M Writes Issued to iMC : ISOCH Partial - All Channels", 2845 "Counter": "0,1,2,3", 2846 "EventCode": "0x38", 2847 "EventName": "UNC_M2M_IMC_WRITES.PARTIAL_ISOCH", 2848 "Experimental": "1", 2849 "PerPkg": "1", 2850 "UMask": "0x1c08", 2851 "Unit": "M2M" 2852 }, 2853 { 2854 "BriefDescription": "M2M Writes Issued to iMC : DDR, acting as Cache - All Channels", 2855 "Counter": "0,1,2,3", 2856 "EventCode": "0x38", 2857 "EventName": "UNC_M2M_IMC_WRITES.TO_DDR_AS_CACHE", 2858 "Experimental": "1", 2859 "PerPkg": "1", 2860 "UMask": "0x1c40", 2861 "Unit": "M2M" 2862 }, 2863 { 2864 "BriefDescription": "M2M Writes Issued to iMC : DDR - All Channels", 2865 "Counter": "0,1,2,3", 2866 "EventCode": "0x38", 2867 "EventName": "UNC_M2M_IMC_WRITES.TO_DDR_AS_MEM", 2868 "Experimental": "1", 2869 "PerPkg": "1", 2870 "UMask": "0x1c20", 2871 "Unit": "M2M" 2872 }, 2873 { 2874 "BriefDescription": "M2M Writes Issued to iMC : PMM - All Channels", 2875 "Counter": "0,1,2,3", 2876 "EventCode": "0x38", 2877 "EventName": "UNC_M2M_IMC_WRITES.TO_PMM", 2878 "PerPkg": "1", 2879 "UMask": "0x1c80", 2880 "Unit": "M2M" 2881 }, 2882 { 2883 "BriefDescription": "Write Tracker Inserts", 2884 "Counter": "0,1,2,3", 2885 "EventCode": "0x64", 2886 "EventName": "UNC_M2M_MIRR_WRQ_INSERTS", 2887 "Experimental": "1", 2888 "PerPkg": "1", 2889 "Unit": "M2M" 2890 }, 2891 { 2892 "BriefDescription": "Write Tracker Occupancy", 2893 "Counter": "0,1,2,3", 2894 "EventCode": "0x65", 2895 "EventName": "UNC_M2M_MIRR_WRQ_OCCUPANCY", 2896 "Experimental": "1", 2897 "PerPkg": "1", 2898 "Unit": "M2M" 2899 }, 2900 { 2901 "BriefDescription": "Miscellaneous Events (mostly from MS2IDI) : Number of cycles MBE is high for MS2IDI0", 2902 "Counter": "0,1,2,3", 2903 "EventCode": "0xE6", 2904 "EventName": "UNC_M2M_MISC_EXTERNAL.MBE_INST0", 2905 "Experimental": "1", 2906 "PerPkg": "1", 2907 "UMask": "0x1", 2908 "Unit": "M2M" 2909 }, 2910 { 2911 "BriefDescription": "Miscellaneous Events (mostly from MS2IDI) : Number of cycles MBE is high for MS2IDI1", 2912 "Counter": "0,1,2,3", 2913 "EventCode": "0xE6", 2914 "EventName": "UNC_M2M_MISC_EXTERNAL.MBE_INST1", 2915 "Experimental": "1", 2916 "PerPkg": "1", 2917 "UMask": "0x2", 2918 "Unit": "M2M" 2919 }, 2920 { 2921 "BriefDescription": "Number Packet Header Matches : MC Match", 2922 "Counter": "0,1,2,3", 2923 "EventCode": "0x4C", 2924 "EventName": "UNC_M2M_PKT_MATCH.MC", 2925 "Experimental": "1", 2926 "PerPkg": "1", 2927 "UMask": "0x2", 2928 "Unit": "M2M" 2929 }, 2930 { 2931 "BriefDescription": "Number Packet Header Matches : Mesh Match", 2932 "Counter": "0,1,2,3", 2933 "EventCode": "0x4C", 2934 "EventName": "UNC_M2M_PKT_MATCH.MESH", 2935 "Experimental": "1", 2936 "PerPkg": "1", 2937 "UMask": "0x1", 2938 "Unit": "M2M" 2939 }, 2940 { 2941 "BriefDescription": "UNC_M2M_PREFCAM_CIS_DROPS", 2942 "Counter": "0,1,2,3", 2943 "EventCode": "0x73", 2944 "EventName": "UNC_M2M_PREFCAM_CIS_DROPS", 2945 "Experimental": "1", 2946 "PerPkg": "1", 2947 "Unit": "M2M" 2948 }, 2949 { 2950 "BriefDescription": "Prefetch CAM Cycles Full : All Channels", 2951 "Counter": "0,1,2,3", 2952 "EventCode": "0x6B", 2953 "EventName": "UNC_M2M_PREFCAM_CYCLES_FULL.ALLCH", 2954 "Experimental": "1", 2955 "PerPkg": "1", 2956 "UMask": "0x7", 2957 "Unit": "M2M" 2958 }, 2959 { 2960 "BriefDescription": "Prefetch CAM Cycles Full : Channel 0", 2961 "Counter": "0,1,2,3", 2962 "EventCode": "0x6B", 2963 "EventName": "UNC_M2M_PREFCAM_CYCLES_FULL.CH0", 2964 "Experimental": "1", 2965 "PerPkg": "1", 2966 "UMask": "0x1", 2967 "Unit": "M2M" 2968 }, 2969 { 2970 "BriefDescription": "Prefetch CAM Cycles Full : Channel 1", 2971 "Counter": "0,1,2,3", 2972 "EventCode": "0x6B", 2973 "EventName": "UNC_M2M_PREFCAM_CYCLES_FULL.CH1", 2974 "Experimental": "1", 2975 "PerPkg": "1", 2976 "UMask": "0x2", 2977 "Unit": "M2M" 2978 }, 2979 { 2980 "BriefDescription": "Prefetch CAM Cycles Full : Channel 2", 2981 "Counter": "0,1,2,3", 2982 "EventCode": "0x6B", 2983 "EventName": "UNC_M2M_PREFCAM_CYCLES_FULL.CH2", 2984 "Experimental": "1", 2985 "PerPkg": "1", 2986 "UMask": "0x4", 2987 "Unit": "M2M" 2988 }, 2989 { 2990 "BriefDescription": "Prefetch CAM Cycles Not Empty : All Channels", 2991 "Counter": "0,1,2,3", 2992 "EventCode": "0x6C", 2993 "EventName": "UNC_M2M_PREFCAM_CYCLES_NE.ALLCH", 2994 "Experimental": "1", 2995 "PerPkg": "1", 2996 "UMask": "0x7", 2997 "Unit": "M2M" 2998 }, 2999 { 3000 "BriefDescription": "Prefetch CAM Cycles Not Empty : Channel 0", 3001 "Counter": "0,1,2,3", 3002 "EventCode": "0x6C", 3003 "EventName": "UNC_M2M_PREFCAM_CYCLES_NE.CH0", 3004 "Experimental": "1", 3005 "PerPkg": "1", 3006 "UMask": "0x1", 3007 "Unit": "M2M" 3008 }, 3009 { 3010 "BriefDescription": "Prefetch CAM Cycles Not Empty : Channel 1", 3011 "Counter": "0,1,2,3", 3012 "EventCode": "0x6C", 3013 "EventName": "UNC_M2M_PREFCAM_CYCLES_NE.CH1", 3014 "Experimental": "1", 3015 "PerPkg": "1", 3016 "UMask": "0x2", 3017 "Unit": "M2M" 3018 }, 3019 { 3020 "BriefDescription": "Prefetch CAM Cycles Not Empty : Channel 2", 3021 "Counter": "0,1,2,3", 3022 "EventCode": "0x6C", 3023 "EventName": "UNC_M2M_PREFCAM_CYCLES_NE.CH2", 3024 "Experimental": "1", 3025 "PerPkg": "1", 3026 "UMask": "0x4", 3027 "Unit": "M2M" 3028 }, 3029 { 3030 "BriefDescription": "Prefetch CAM Deallocs", 3031 "Counter": "0,1,2,3", 3032 "EventCode": "0x6E", 3033 "EventName": "UNC_M2M_PREFCAM_DEALLOCS.CH0_HITA0_INVAL", 3034 "Experimental": "1", 3035 "PerPkg": "1", 3036 "UMask": "0x1", 3037 "Unit": "M2M" 3038 }, 3039 { 3040 "BriefDescription": "Prefetch CAM Deallocs", 3041 "Counter": "0,1,2,3", 3042 "EventCode": "0x6E", 3043 "EventName": "UNC_M2M_PREFCAM_DEALLOCS.CH0_HITA1_INVAL", 3044 "Experimental": "1", 3045 "PerPkg": "1", 3046 "UMask": "0x2", 3047 "Unit": "M2M" 3048 }, 3049 { 3050 "BriefDescription": "Prefetch CAM Deallocs", 3051 "Counter": "0,1,2,3", 3052 "EventCode": "0x6E", 3053 "EventName": "UNC_M2M_PREFCAM_DEALLOCS.CH0_MISS_INVAL", 3054 "Experimental": "1", 3055 "PerPkg": "1", 3056 "UMask": "0x4", 3057 "Unit": "M2M" 3058 }, 3059 { 3060 "BriefDescription": "Prefetch CAM Deallocs", 3061 "Counter": "0,1,2,3", 3062 "EventCode": "0x6E", 3063 "EventName": "UNC_M2M_PREFCAM_DEALLOCS.CH0_RSP_PDRESET", 3064 "Experimental": "1", 3065 "PerPkg": "1", 3066 "UMask": "0x8", 3067 "Unit": "M2M" 3068 }, 3069 { 3070 "BriefDescription": "Prefetch CAM Deallocs", 3071 "Counter": "0,1,2,3", 3072 "EventCode": "0x6E", 3073 "EventName": "UNC_M2M_PREFCAM_DEALLOCS.CH1_HITA0_INVAL", 3074 "Experimental": "1", 3075 "PerPkg": "1", 3076 "UMask": "0x10", 3077 "Unit": "M2M" 3078 }, 3079 { 3080 "BriefDescription": "Prefetch CAM Deallocs", 3081 "Counter": "0,1,2,3", 3082 "EventCode": "0x6E", 3083 "EventName": "UNC_M2M_PREFCAM_DEALLOCS.CH1_HITA1_INVAL", 3084 "Experimental": "1", 3085 "PerPkg": "1", 3086 "UMask": "0x20", 3087 "Unit": "M2M" 3088 }, 3089 { 3090 "BriefDescription": "Prefetch CAM Deallocs", 3091 "Counter": "0,1,2,3", 3092 "EventCode": "0x6E", 3093 "EventName": "UNC_M2M_PREFCAM_DEALLOCS.CH1_MISS_INVAL", 3094 "Experimental": "1", 3095 "PerPkg": "1", 3096 "UMask": "0x40", 3097 "Unit": "M2M" 3098 }, 3099 { 3100 "BriefDescription": "Prefetch CAM Deallocs", 3101 "Counter": "0,1,2,3", 3102 "EventCode": "0x6E", 3103 "EventName": "UNC_M2M_PREFCAM_DEALLOCS.CH1_RSP_PDRESET", 3104 "Experimental": "1", 3105 "PerPkg": "1", 3106 "UMask": "0x80", 3107 "Unit": "M2M" 3108 }, 3109 { 3110 "BriefDescription": "Prefetch CAM Deallocs", 3111 "Counter": "0,1,2,3", 3112 "EventCode": "0x6E", 3113 "EventName": "UNC_M2M_PREFCAM_DEALLOCS.CH2_HITA0_INVAL", 3114 "Experimental": "1", 3115 "PerPkg": "1", 3116 "Unit": "M2M" 3117 }, 3118 { 3119 "BriefDescription": "Prefetch CAM Deallocs", 3120 "Counter": "0,1,2,3", 3121 "EventCode": "0x6E", 3122 "EventName": "UNC_M2M_PREFCAM_DEALLOCS.CH2_HITA1_INVAL", 3123 "Experimental": "1", 3124 "PerPkg": "1", 3125 "Unit": "M2M" 3126 }, 3127 { 3128 "BriefDescription": "Prefetch CAM Deallocs", 3129 "Counter": "0,1,2,3", 3130 "EventCode": "0x6E", 3131 "EventName": "UNC_M2M_PREFCAM_DEALLOCS.CH2_MISS_INVAL", 3132 "Experimental": "1", 3133 "PerPkg": "1", 3134 "Unit": "M2M" 3135 }, 3136 { 3137 "BriefDescription": "Prefetch CAM Deallocs", 3138 "Counter": "0,1,2,3", 3139 "EventCode": "0x6E", 3140 "EventName": "UNC_M2M_PREFCAM_DEALLOCS.CH2_RSP_PDRESET", 3141 "Experimental": "1", 3142 "PerPkg": "1", 3143 "Unit": "M2M" 3144 }, 3145 { 3146 "BriefDescription": "Data Prefetches Dropped : UPI - Ch 0", 3147 "Counter": "0,1,2,3", 3148 "EventCode": "0x6F", 3149 "EventName": "UNC_M2M_PREFCAM_DEMAND_DROPS.CH0_UPI", 3150 "Experimental": "1", 3151 "PerPkg": "1", 3152 "UMask": "0x2", 3153 "Unit": "M2M" 3154 }, 3155 { 3156 "BriefDescription": "Data Prefetches Dropped : XPT - Ch 0", 3157 "Counter": "0,1,2,3", 3158 "EventCode": "0x6F", 3159 "EventName": "UNC_M2M_PREFCAM_DEMAND_DROPS.CH0_XPT", 3160 "Experimental": "1", 3161 "PerPkg": "1", 3162 "UMask": "0x1", 3163 "Unit": "M2M" 3164 }, 3165 { 3166 "BriefDescription": "Data Prefetches Dropped : UPI - Ch 1", 3167 "Counter": "0,1,2,3", 3168 "EventCode": "0x6F", 3169 "EventName": "UNC_M2M_PREFCAM_DEMAND_DROPS.CH1_UPI", 3170 "Experimental": "1", 3171 "PerPkg": "1", 3172 "UMask": "0x8", 3173 "Unit": "M2M" 3174 }, 3175 { 3176 "BriefDescription": "Data Prefetches Dropped : XPT - Ch 1", 3177 "Counter": "0,1,2,3", 3178 "EventCode": "0x6F", 3179 "EventName": "UNC_M2M_PREFCAM_DEMAND_DROPS.CH1_XPT", 3180 "Experimental": "1", 3181 "PerPkg": "1", 3182 "UMask": "0x4", 3183 "Unit": "M2M" 3184 }, 3185 { 3186 "BriefDescription": "Data Prefetches Dropped : UPI - Ch 2", 3187 "Counter": "0,1,2,3", 3188 "EventCode": "0x6F", 3189 "EventName": "UNC_M2M_PREFCAM_DEMAND_DROPS.CH2_UPI", 3190 "Experimental": "1", 3191 "PerPkg": "1", 3192 "UMask": "0x20", 3193 "Unit": "M2M" 3194 }, 3195 { 3196 "BriefDescription": "Data Prefetches Dropped : XPT - Ch 2", 3197 "Counter": "0,1,2,3", 3198 "EventCode": "0x6F", 3199 "EventName": "UNC_M2M_PREFCAM_DEMAND_DROPS.CH2_XPT", 3200 "Experimental": "1", 3201 "PerPkg": "1", 3202 "UMask": "0x10", 3203 "Unit": "M2M" 3204 }, 3205 { 3206 "BriefDescription": "Data Prefetches Dropped : UPI - All Channels", 3207 "Counter": "0,1,2,3", 3208 "EventCode": "0x6f", 3209 "EventName": "UNC_M2M_PREFCAM_DEMAND_DROPS.UPI_ALLCH", 3210 "Experimental": "1", 3211 "PerPkg": "1", 3212 "UMask": "0x2a", 3213 "Unit": "M2M" 3214 }, 3215 { 3216 "BriefDescription": "Data Prefetches Dropped : XPT - All Channels", 3217 "Counter": "0,1,2,3", 3218 "EventCode": "0x6f", 3219 "EventName": "UNC_M2M_PREFCAM_DEMAND_DROPS.XPT_ALLCH", 3220 "Experimental": "1", 3221 "PerPkg": "1", 3222 "UMask": "0x15", 3223 "Unit": "M2M" 3224 }, 3225 { 3226 "BriefDescription": "Demands Merged with CAMed Prefetches : XPT & UPI- Ch 0", 3227 "Counter": "0,1,2,3", 3228 "EventCode": "0x74", 3229 "EventName": "UNC_M2M_PREFCAM_DEMAND_MERGE.CH0_XPTUPI", 3230 "Experimental": "1", 3231 "PerPkg": "1", 3232 "PublicDescription": "Demands Merged with CAMed Prefetches : XPT & UPI - Ch 0", 3233 "UMask": "0x1", 3234 "Unit": "M2M" 3235 }, 3236 { 3237 "BriefDescription": "Demands Merged with CAMed Prefetches : XPT & UPI - Ch 1", 3238 "Counter": "0,1,2,3", 3239 "EventCode": "0x74", 3240 "EventName": "UNC_M2M_PREFCAM_DEMAND_MERGE.CH1_XPTUPI", 3241 "Experimental": "1", 3242 "PerPkg": "1", 3243 "PublicDescription": "Demands Merged with CAMed Prefetches : XPT & UPI- Ch 1", 3244 "UMask": "0x4", 3245 "Unit": "M2M" 3246 }, 3247 { 3248 "BriefDescription": "Demands Merged with CAMed Prefetches : XPT & UPI- Ch 2", 3249 "Counter": "0,1,2,3", 3250 "EventCode": "0x74", 3251 "EventName": "UNC_M2M_PREFCAM_DEMAND_MERGE.CH2_XPTUPI", 3252 "Experimental": "1", 3253 "PerPkg": "1", 3254 "PublicDescription": "Demands Merged with CAMed Prefetches : XPT & UPI - Ch 2", 3255 "UMask": "0x10", 3256 "Unit": "M2M" 3257 }, 3258 { 3259 "BriefDescription": "Demands Merged with CAMed Prefetches : XPT & UPI- All Channels", 3260 "Counter": "0,1,2,3", 3261 "EventCode": "0x74", 3262 "EventName": "UNC_M2M_PREFCAM_DEMAND_MERGE.XPTUPI_ALLCH", 3263 "Experimental": "1", 3264 "PerPkg": "1", 3265 "PublicDescription": "Demands Merged with CAMed Prefetches : XPT & UPI - All Channels", 3266 "UMask": "0x15", 3267 "Unit": "M2M" 3268 }, 3269 { 3270 "BriefDescription": "Demands Not Merged with CAMed Prefetches : XPT & UPI - Ch 0", 3271 "Counter": "0,1,2,3", 3272 "EventCode": "0x75", 3273 "EventName": "UNC_M2M_PREFCAM_DEMAND_NO_MERGE.CH0_XPTUPI", 3274 "Experimental": "1", 3275 "PerPkg": "1", 3276 "PublicDescription": "Demands Not Merged with CAMed Prefetches : XPT & UPI- Ch 0", 3277 "UMask": "0x1", 3278 "Unit": "M2M" 3279 }, 3280 { 3281 "BriefDescription": "Demands Not Merged with CAMed Prefetches : XPT & UPI - Ch 1", 3282 "Counter": "0,1,2,3", 3283 "EventCode": "0x75", 3284 "EventName": "UNC_M2M_PREFCAM_DEMAND_NO_MERGE.CH1_XPTUPI", 3285 "Experimental": "1", 3286 "PerPkg": "1", 3287 "PublicDescription": "Demands Not Merged with CAMed Prefetches : XPT & UPI- Ch 1", 3288 "UMask": "0x4", 3289 "Unit": "M2M" 3290 }, 3291 { 3292 "BriefDescription": "Demands Not Merged with CAMed Prefetches : XPT & UPI - Ch 2", 3293 "Counter": "0,1,2,3", 3294 "EventCode": "0x75", 3295 "EventName": "UNC_M2M_PREFCAM_DEMAND_NO_MERGE.CH2_XPTUPI", 3296 "Experimental": "1", 3297 "PerPkg": "1", 3298 "UMask": "0x10", 3299 "Unit": "M2M" 3300 }, 3301 { 3302 "BriefDescription": "Demands Not Merged with CAMed Prefetches : XPT & UPI - All Channels", 3303 "Counter": "0,1,2,3", 3304 "EventCode": "0x75", 3305 "EventName": "UNC_M2M_PREFCAM_DEMAND_NO_MERGE.XPTUPI_ALLCH", 3306 "Experimental": "1", 3307 "PerPkg": "1", 3308 "UMask": "0x15", 3309 "Unit": "M2M" 3310 }, 3311 { 3312 "BriefDescription": "Data Prefetches Dropped Ch0 - Reasons", 3313 "Counter": "0,1,2,3", 3314 "EventCode": "0x70", 3315 "EventName": "UNC_M2M_PREFCAM_DROP_REASONS_CH0.ERRORBLK_RxC", 3316 "Experimental": "1", 3317 "PerPkg": "1", 3318 "UMask": "0x10", 3319 "Unit": "M2M" 3320 }, 3321 { 3322 "BriefDescription": "Data Prefetches Dropped Ch0 - Reasons", 3323 "Counter": "0,1,2,3", 3324 "EventCode": "0x70", 3325 "EventName": "UNC_M2M_PREFCAM_DROP_REASONS_CH0.NOT_PF_SAD_REGION", 3326 "Experimental": "1", 3327 "PerPkg": "1", 3328 "UMask": "0x2", 3329 "Unit": "M2M" 3330 }, 3331 { 3332 "BriefDescription": "Data Prefetches Dropped Ch0 - Reasons", 3333 "Counter": "0,1,2,3", 3334 "EventCode": "0x70", 3335 "EventName": "UNC_M2M_PREFCAM_DROP_REASONS_CH0.PF_AD_CRD", 3336 "Experimental": "1", 3337 "PerPkg": "1", 3338 "UMask": "0x20", 3339 "Unit": "M2M" 3340 }, 3341 { 3342 "BriefDescription": "Data Prefetches Dropped Ch0 - Reasons", 3343 "Counter": "0,1,2,3", 3344 "EventCode": "0x70", 3345 "EventName": "UNC_M2M_PREFCAM_DROP_REASONS_CH0.PF_CAM_FULL", 3346 "Experimental": "1", 3347 "PerPkg": "1", 3348 "UMask": "0x40", 3349 "Unit": "M2M" 3350 }, 3351 { 3352 "BriefDescription": "Data Prefetches Dropped Ch0 - Reasons", 3353 "Counter": "0,1,2,3", 3354 "EventCode": "0x70", 3355 "EventName": "UNC_M2M_PREFCAM_DROP_REASONS_CH0.PF_CAM_HIT", 3356 "Experimental": "1", 3357 "PerPkg": "1", 3358 "UMask": "0x4", 3359 "Unit": "M2M" 3360 }, 3361 { 3362 "BriefDescription": "Data Prefetches Dropped Ch0 - Reasons", 3363 "Counter": "0,1,2,3", 3364 "EventCode": "0x70", 3365 "EventName": "UNC_M2M_PREFCAM_DROP_REASONS_CH0.PF_SECURE_DROP", 3366 "Experimental": "1", 3367 "PerPkg": "1", 3368 "UMask": "0x1", 3369 "Unit": "M2M" 3370 }, 3371 { 3372 "BriefDescription": "Data Prefetches Dropped Ch0 - Reasons", 3373 "Counter": "0,1,2,3", 3374 "EventCode": "0x70", 3375 "EventName": "UNC_M2M_PREFCAM_DROP_REASONS_CH0.RPQ_PROXY", 3376 "Experimental": "1", 3377 "PerPkg": "1", 3378 "Unit": "M2M" 3379 }, 3380 { 3381 "BriefDescription": "Data Prefetches Dropped Ch0 - Reasons", 3382 "Counter": "0,1,2,3", 3383 "EventCode": "0x70", 3384 "EventName": "UNC_M2M_PREFCAM_DROP_REASONS_CH0.STOP_B2B", 3385 "Experimental": "1", 3386 "PerPkg": "1", 3387 "UMask": "0x8", 3388 "Unit": "M2M" 3389 }, 3390 { 3391 "BriefDescription": "Data Prefetches Dropped Ch0 - Reasons", 3392 "Counter": "0,1,2,3", 3393 "EventCode": "0x70", 3394 "EventName": "UNC_M2M_PREFCAM_DROP_REASONS_CH0.UPI_THRESH", 3395 "Experimental": "1", 3396 "PerPkg": "1", 3397 "Unit": "M2M" 3398 }, 3399 { 3400 "BriefDescription": "Data Prefetches Dropped Ch0 - Reasons", 3401 "Counter": "0,1,2,3", 3402 "EventCode": "0x70", 3403 "EventName": "UNC_M2M_PREFCAM_DROP_REASONS_CH0.WPQ_PROXY", 3404 "Experimental": "1", 3405 "PerPkg": "1", 3406 "UMask": "0x80", 3407 "Unit": "M2M" 3408 }, 3409 { 3410 "BriefDescription": "Data Prefetches Dropped Ch0 - Reasons", 3411 "Counter": "0,1,2,3", 3412 "EventCode": "0x70", 3413 "EventName": "UNC_M2M_PREFCAM_DROP_REASONS_CH0.XPT_THRESH", 3414 "Experimental": "1", 3415 "PerPkg": "1", 3416 "Unit": "M2M" 3417 }, 3418 { 3419 "BriefDescription": "Data Prefetches Dropped Ch1 - Reasons", 3420 "Counter": "0,1,2,3", 3421 "EventCode": "0x71", 3422 "EventName": "UNC_M2M_PREFCAM_DROP_REASONS_CH1.ERRORBLK_RxC", 3423 "Experimental": "1", 3424 "PerPkg": "1", 3425 "UMask": "0x10", 3426 "Unit": "M2M" 3427 }, 3428 { 3429 "BriefDescription": "Data Prefetches Dropped Ch1 - Reasons", 3430 "Counter": "0,1,2,3", 3431 "EventCode": "0x71", 3432 "EventName": "UNC_M2M_PREFCAM_DROP_REASONS_CH1.NOT_PF_SAD_REGION", 3433 "Experimental": "1", 3434 "PerPkg": "1", 3435 "UMask": "0x2", 3436 "Unit": "M2M" 3437 }, 3438 { 3439 "BriefDescription": "Data Prefetches Dropped Ch1 - Reasons", 3440 "Counter": "0,1,2,3", 3441 "EventCode": "0x71", 3442 "EventName": "UNC_M2M_PREFCAM_DROP_REASONS_CH1.PF_AD_CRD", 3443 "Experimental": "1", 3444 "PerPkg": "1", 3445 "UMask": "0x20", 3446 "Unit": "M2M" 3447 }, 3448 { 3449 "BriefDescription": "Data Prefetches Dropped Ch1 - Reasons", 3450 "Counter": "0,1,2,3", 3451 "EventCode": "0x71", 3452 "EventName": "UNC_M2M_PREFCAM_DROP_REASONS_CH1.PF_CAM_FULL", 3453 "Experimental": "1", 3454 "PerPkg": "1", 3455 "UMask": "0x40", 3456 "Unit": "M2M" 3457 }, 3458 { 3459 "BriefDescription": "Data Prefetches Dropped Ch1 - Reasons", 3460 "Counter": "0,1,2,3", 3461 "EventCode": "0x71", 3462 "EventName": "UNC_M2M_PREFCAM_DROP_REASONS_CH1.PF_CAM_HIT", 3463 "Experimental": "1", 3464 "PerPkg": "1", 3465 "UMask": "0x4", 3466 "Unit": "M2M" 3467 }, 3468 { 3469 "BriefDescription": "Data Prefetches Dropped Ch1 - Reasons", 3470 "Counter": "0,1,2,3", 3471 "EventCode": "0x71", 3472 "EventName": "UNC_M2M_PREFCAM_DROP_REASONS_CH1.PF_SECURE_DROP", 3473 "Experimental": "1", 3474 "PerPkg": "1", 3475 "UMask": "0x1", 3476 "Unit": "M2M" 3477 }, 3478 { 3479 "BriefDescription": "Data Prefetches Dropped Ch1 - Reasons", 3480 "Counter": "0,1,2,3", 3481 "EventCode": "0x71", 3482 "EventName": "UNC_M2M_PREFCAM_DROP_REASONS_CH1.RPQ_PROXY", 3483 "Experimental": "1", 3484 "PerPkg": "1", 3485 "Unit": "M2M" 3486 }, 3487 { 3488 "BriefDescription": "Data Prefetches Dropped Ch1 - Reasons", 3489 "Counter": "0,1,2,3", 3490 "EventCode": "0x71", 3491 "EventName": "UNC_M2M_PREFCAM_DROP_REASONS_CH1.STOP_B2B", 3492 "Experimental": "1", 3493 "PerPkg": "1", 3494 "UMask": "0x8", 3495 "Unit": "M2M" 3496 }, 3497 { 3498 "BriefDescription": "Data Prefetches Dropped Ch1 - Reasons", 3499 "Counter": "0,1,2,3", 3500 "EventCode": "0x71", 3501 "EventName": "UNC_M2M_PREFCAM_DROP_REASONS_CH1.UPI_THRESH", 3502 "Experimental": "1", 3503 "PerPkg": "1", 3504 "Unit": "M2M" 3505 }, 3506 { 3507 "BriefDescription": "Data Prefetches Dropped Ch1 - Reasons", 3508 "Counter": "0,1,2,3", 3509 "EventCode": "0x71", 3510 "EventName": "UNC_M2M_PREFCAM_DROP_REASONS_CH1.WPQ_PROXY", 3511 "Experimental": "1", 3512 "PerPkg": "1", 3513 "UMask": "0x80", 3514 "Unit": "M2M" 3515 }, 3516 { 3517 "BriefDescription": "Data Prefetches Dropped Ch1 - Reasons", 3518 "Counter": "0,1,2,3", 3519 "EventCode": "0x71", 3520 "EventName": "UNC_M2M_PREFCAM_DROP_REASONS_CH1.XPT_THRESH", 3521 "Experimental": "1", 3522 "PerPkg": "1", 3523 "Unit": "M2M" 3524 }, 3525 { 3526 "BriefDescription": "Data Prefetches Dropped Ch2 - Reasons", 3527 "Counter": "0,1,2,3", 3528 "EventCode": "0x72", 3529 "EventName": "UNC_M2M_PREFCAM_DROP_REASONS_CH2.ERRORBLK_RxC", 3530 "Experimental": "1", 3531 "PerPkg": "1", 3532 "UMask": "0x10", 3533 "Unit": "M2M" 3534 }, 3535 { 3536 "BriefDescription": "Data Prefetches Dropped Ch2 - Reasons", 3537 "Counter": "0,1,2,3", 3538 "EventCode": "0x72", 3539 "EventName": "UNC_M2M_PREFCAM_DROP_REASONS_CH2.NOT_PF_SAD_REGION", 3540 "Experimental": "1", 3541 "PerPkg": "1", 3542 "UMask": "0x2", 3543 "Unit": "M2M" 3544 }, 3545 { 3546 "BriefDescription": "Data Prefetches Dropped Ch2 - Reasons", 3547 "Counter": "0,1,2,3", 3548 "EventCode": "0x72", 3549 "EventName": "UNC_M2M_PREFCAM_DROP_REASONS_CH2.PF_AD_CRD", 3550 "Experimental": "1", 3551 "PerPkg": "1", 3552 "UMask": "0x20", 3553 "Unit": "M2M" 3554 }, 3555 { 3556 "BriefDescription": "Data Prefetches Dropped Ch2 - Reasons", 3557 "Counter": "0,1,2,3", 3558 "EventCode": "0x72", 3559 "EventName": "UNC_M2M_PREFCAM_DROP_REASONS_CH2.PF_CAM_FULL", 3560 "Experimental": "1", 3561 "PerPkg": "1", 3562 "UMask": "0x40", 3563 "Unit": "M2M" 3564 }, 3565 { 3566 "BriefDescription": "Data Prefetches Dropped Ch2 - Reasons", 3567 "Counter": "0,1,2,3", 3568 "EventCode": "0x72", 3569 "EventName": "UNC_M2M_PREFCAM_DROP_REASONS_CH2.PF_CAM_HIT", 3570 "Experimental": "1", 3571 "PerPkg": "1", 3572 "UMask": "0x4", 3573 "Unit": "M2M" 3574 }, 3575 { 3576 "BriefDescription": "Data Prefetches Dropped Ch2 - Reasons", 3577 "Counter": "0,1,2,3", 3578 "EventCode": "0x72", 3579 "EventName": "UNC_M2M_PREFCAM_DROP_REASONS_CH2.PF_SECURE_DROP", 3580 "Experimental": "1", 3581 "PerPkg": "1", 3582 "UMask": "0x1", 3583 "Unit": "M2M" 3584 }, 3585 { 3586 "BriefDescription": "Data Prefetches Dropped Ch2 - Reasons", 3587 "Counter": "0,1,2,3", 3588 "EventCode": "0x72", 3589 "EventName": "UNC_M2M_PREFCAM_DROP_REASONS_CH2.RPQ_PROXY", 3590 "Experimental": "1", 3591 "PerPkg": "1", 3592 "Unit": "M2M" 3593 }, 3594 { 3595 "BriefDescription": "Data Prefetches Dropped Ch2 - Reasons", 3596 "Counter": "0,1,2,3", 3597 "EventCode": "0x72", 3598 "EventName": "UNC_M2M_PREFCAM_DROP_REASONS_CH2.STOP_B2B", 3599 "Experimental": "1", 3600 "PerPkg": "1", 3601 "UMask": "0x8", 3602 "Unit": "M2M" 3603 }, 3604 { 3605 "BriefDescription": "Data Prefetches Dropped Ch2 - Reasons", 3606 "Counter": "0,1,2,3", 3607 "EventCode": "0x72", 3608 "EventName": "UNC_M2M_PREFCAM_DROP_REASONS_CH2.UPI_THRESH", 3609 "Experimental": "1", 3610 "PerPkg": "1", 3611 "Unit": "M2M" 3612 }, 3613 { 3614 "BriefDescription": "Data Prefetches Dropped Ch2 - Reasons", 3615 "Counter": "0,1,2,3", 3616 "EventCode": "0x72", 3617 "EventName": "UNC_M2M_PREFCAM_DROP_REASONS_CH2.WPQ_PROXY", 3618 "Experimental": "1", 3619 "PerPkg": "1", 3620 "UMask": "0x80", 3621 "Unit": "M2M" 3622 }, 3623 { 3624 "BriefDescription": "Data Prefetches Dropped Ch2 - Reasons", 3625 "Counter": "0,1,2,3", 3626 "EventCode": "0x72", 3627 "EventName": "UNC_M2M_PREFCAM_DROP_REASONS_CH2.XPT_THRESH", 3628 "Experimental": "1", 3629 "PerPkg": "1", 3630 "Unit": "M2M" 3631 }, 3632 { 3633 "BriefDescription": "Prefetch CAM Inserts : UPI - Ch 0", 3634 "Counter": "0,1,2,3", 3635 "EventCode": "0x6D", 3636 "EventName": "UNC_M2M_PREFCAM_INSERTS.CH0_UPI", 3637 "Experimental": "1", 3638 "PerPkg": "1", 3639 "UMask": "0x2", 3640 "Unit": "M2M" 3641 }, 3642 { 3643 "BriefDescription": "Prefetch CAM Inserts : XPT - Ch 0", 3644 "Counter": "0,1,2,3", 3645 "EventCode": "0x6D", 3646 "EventName": "UNC_M2M_PREFCAM_INSERTS.CH0_XPT", 3647 "Experimental": "1", 3648 "PerPkg": "1", 3649 "UMask": "0x1", 3650 "Unit": "M2M" 3651 }, 3652 { 3653 "BriefDescription": "Prefetch CAM Inserts : UPI - Ch 1", 3654 "Counter": "0,1,2,3", 3655 "EventCode": "0x6D", 3656 "EventName": "UNC_M2M_PREFCAM_INSERTS.CH1_UPI", 3657 "Experimental": "1", 3658 "PerPkg": "1", 3659 "UMask": "0x8", 3660 "Unit": "M2M" 3661 }, 3662 { 3663 "BriefDescription": "Prefetch CAM Inserts : XPT - Ch 1", 3664 "Counter": "0,1,2,3", 3665 "EventCode": "0x6D", 3666 "EventName": "UNC_M2M_PREFCAM_INSERTS.CH1_XPT", 3667 "Experimental": "1", 3668 "PerPkg": "1", 3669 "UMask": "0x4", 3670 "Unit": "M2M" 3671 }, 3672 { 3673 "BriefDescription": "Prefetch CAM Inserts : UPI - Ch 2", 3674 "Counter": "0,1,2,3", 3675 "EventCode": "0x6D", 3676 "EventName": "UNC_M2M_PREFCAM_INSERTS.CH2_UPI", 3677 "Experimental": "1", 3678 "PerPkg": "1", 3679 "UMask": "0x20", 3680 "Unit": "M2M" 3681 }, 3682 { 3683 "BriefDescription": "Prefetch CAM Inserts : XPT - Ch 2", 3684 "Counter": "0,1,2,3", 3685 "EventCode": "0x6D", 3686 "EventName": "UNC_M2M_PREFCAM_INSERTS.CH2_XPT", 3687 "Experimental": "1", 3688 "PerPkg": "1", 3689 "UMask": "0x10", 3690 "Unit": "M2M" 3691 }, 3692 { 3693 "BriefDescription": "Prefetch CAM Inserts : UPI - All Channels", 3694 "Counter": "0,1,2,3", 3695 "EventCode": "0x6d", 3696 "EventName": "UNC_M2M_PREFCAM_INSERTS.UPI_ALLCH", 3697 "Experimental": "1", 3698 "PerPkg": "1", 3699 "UMask": "0x2a", 3700 "Unit": "M2M" 3701 }, 3702 { 3703 "BriefDescription": "Prefetch CAM Inserts : XPT - All Channels", 3704 "Counter": "0,1,2,3", 3705 "EventCode": "0x6D", 3706 "EventName": "UNC_M2M_PREFCAM_INSERTS.XPT_ALLCH", 3707 "Experimental": "1", 3708 "PerPkg": "1", 3709 "UMask": "0x15", 3710 "Unit": "M2M" 3711 }, 3712 { 3713 "BriefDescription": "Prefetch CAM Occupancy : All Channels", 3714 "Counter": "0,1,2,3", 3715 "EventCode": "0x6A", 3716 "EventName": "UNC_M2M_PREFCAM_OCCUPANCY.ALLCH", 3717 "Experimental": "1", 3718 "PerPkg": "1", 3719 "UMask": "0x7", 3720 "Unit": "M2M" 3721 }, 3722 { 3723 "BriefDescription": "Prefetch CAM Occupancy : Channel 0", 3724 "Counter": "0,1,2,3", 3725 "EventCode": "0x6A", 3726 "EventName": "UNC_M2M_PREFCAM_OCCUPANCY.CH0", 3727 "Experimental": "1", 3728 "PerPkg": "1", 3729 "UMask": "0x1", 3730 "Unit": "M2M" 3731 }, 3732 { 3733 "BriefDescription": "Prefetch CAM Occupancy : Channel 1", 3734 "Counter": "0,1,2,3", 3735 "EventCode": "0x6A", 3736 "EventName": "UNC_M2M_PREFCAM_OCCUPANCY.CH1", 3737 "Experimental": "1", 3738 "PerPkg": "1", 3739 "UMask": "0x2", 3740 "Unit": "M2M" 3741 }, 3742 { 3743 "BriefDescription": "Prefetch CAM Occupancy : Channel 2", 3744 "Counter": "0,1,2,3", 3745 "EventCode": "0x6A", 3746 "EventName": "UNC_M2M_PREFCAM_OCCUPANCY.CH2", 3747 "Experimental": "1", 3748 "PerPkg": "1", 3749 "UMask": "0x4", 3750 "Unit": "M2M" 3751 }, 3752 { 3753 "BriefDescription": ": All Channels", 3754 "Counter": "0,1,2,3", 3755 "EventCode": "0x76", 3756 "EventName": "UNC_M2M_PREFCAM_RESP_MISS.ALLCH", 3757 "Experimental": "1", 3758 "PerPkg": "1", 3759 "UMask": "0x7", 3760 "Unit": "M2M" 3761 }, 3762 { 3763 "BriefDescription": ": Channel 0", 3764 "Counter": "0,1,2,3", 3765 "EventCode": "0x76", 3766 "EventName": "UNC_M2M_PREFCAM_RESP_MISS.CH0", 3767 "Experimental": "1", 3768 "PerPkg": "1", 3769 "UMask": "0x1", 3770 "Unit": "M2M" 3771 }, 3772 { 3773 "BriefDescription": ": Channel 1", 3774 "Counter": "0,1,2,3", 3775 "EventCode": "0x76", 3776 "EventName": "UNC_M2M_PREFCAM_RESP_MISS.CH1", 3777 "Experimental": "1", 3778 "PerPkg": "1", 3779 "UMask": "0x2", 3780 "Unit": "M2M" 3781 }, 3782 { 3783 "BriefDescription": ": Channel 2", 3784 "Counter": "0,1,2,3", 3785 "EventCode": "0x76", 3786 "EventName": "UNC_M2M_PREFCAM_RESP_MISS.CH2", 3787 "Experimental": "1", 3788 "PerPkg": "1", 3789 "UMask": "0x4", 3790 "Unit": "M2M" 3791 }, 3792 { 3793 "BriefDescription": "UNC_M2M_PREFCAM_RxC_CYCLES_NE", 3794 "Counter": "0,1,2,3", 3795 "EventCode": "0x79", 3796 "EventName": "UNC_M2M_PREFCAM_RxC_CYCLES_NE", 3797 "Experimental": "1", 3798 "PerPkg": "1", 3799 "Unit": "M2M" 3800 }, 3801 { 3802 "BriefDescription": "UNC_M2M_PREFCAM_RxC_DEALLOCS.1LM_POSTED", 3803 "Counter": "0,1,2,3", 3804 "EventCode": "0x7A", 3805 "EventName": "UNC_M2M_PREFCAM_RxC_DEALLOCS.1LM_POSTED", 3806 "Experimental": "1", 3807 "PerPkg": "1", 3808 "UMask": "0x2", 3809 "Unit": "M2M" 3810 }, 3811 { 3812 "BriefDescription": "UNC_M2M_PREFCAM_RxC_DEALLOCS.CIS", 3813 "Counter": "0,1,2,3", 3814 "EventCode": "0x7A", 3815 "EventName": "UNC_M2M_PREFCAM_RxC_DEALLOCS.CIS", 3816 "Experimental": "1", 3817 "PerPkg": "1", 3818 "UMask": "0x8", 3819 "Unit": "M2M" 3820 }, 3821 { 3822 "BriefDescription": "UNC_M2M_PREFCAM_RxC_DEALLOCS.PMM_MEMMODE_ACCEPT", 3823 "Counter": "0,1,2,3", 3824 "EventCode": "0x7A", 3825 "EventName": "UNC_M2M_PREFCAM_RxC_DEALLOCS.PMM_MEMMODE_ACCEPT", 3826 "Experimental": "1", 3827 "PerPkg": "1", 3828 "UMask": "0x4", 3829 "Unit": "M2M" 3830 }, 3831 { 3832 "BriefDescription": "UNC_M2M_PREFCAM_RxC_DEALLOCS.SQUASHED", 3833 "Counter": "0,1,2,3", 3834 "EventCode": "0x7A", 3835 "EventName": "UNC_M2M_PREFCAM_RxC_DEALLOCS.SQUASHED", 3836 "Experimental": "1", 3837 "PerPkg": "1", 3838 "UMask": "0x1", 3839 "Unit": "M2M" 3840 }, 3841 { 3842 "BriefDescription": "UNC_M2M_PREFCAM_RxC_INSERTS", 3843 "Counter": "0,1,2,3", 3844 "EventCode": "0x78", 3845 "EventName": "UNC_M2M_PREFCAM_RxC_INSERTS", 3846 "Experimental": "1", 3847 "PerPkg": "1", 3848 "Unit": "M2M" 3849 }, 3850 { 3851 "BriefDescription": "UNC_M2M_PREFCAM_RxC_OCCUPANCY", 3852 "Counter": "0,1,2,3", 3853 "EventCode": "0x77", 3854 "EventName": "UNC_M2M_PREFCAM_RxC_OCCUPANCY", 3855 "Experimental": "1", 3856 "PerPkg": "1", 3857 "Unit": "M2M" 3858 }, 3859 { 3860 "BriefDescription": "Messages that bounced on the Horizontal Ring. : AD", 3861 "Counter": "0,1,2,3", 3862 "EventCode": "0xAC", 3863 "EventName": "UNC_M2M_RING_BOUNCES_HORZ.AD", 3864 "Experimental": "1", 3865 "PerPkg": "1", 3866 "PublicDescription": "Messages that bounced on the Horizontal Ring. : AD : Number of cycles incoming messages from the Horizontal ring that were bounced, by ring type.", 3867 "UMask": "0x1", 3868 "Unit": "M2M" 3869 }, 3870 { 3871 "BriefDescription": "Messages that bounced on the Horizontal Ring. : AK", 3872 "Counter": "0,1,2,3", 3873 "EventCode": "0xAC", 3874 "EventName": "UNC_M2M_RING_BOUNCES_HORZ.AK", 3875 "Experimental": "1", 3876 "PerPkg": "1", 3877 "PublicDescription": "Messages that bounced on the Horizontal Ring. : AK : Number of cycles incoming messages from the Horizontal ring that were bounced, by ring type.", 3878 "UMask": "0x2", 3879 "Unit": "M2M" 3880 }, 3881 { 3882 "BriefDescription": "Messages that bounced on the Horizontal Ring. : BL", 3883 "Counter": "0,1,2,3", 3884 "EventCode": "0xAC", 3885 "EventName": "UNC_M2M_RING_BOUNCES_HORZ.BL", 3886 "Experimental": "1", 3887 "PerPkg": "1", 3888 "PublicDescription": "Messages that bounced on the Horizontal Ring. : BL : Number of cycles incoming messages from the Horizontal ring that were bounced, by ring type.", 3889 "UMask": "0x4", 3890 "Unit": "M2M" 3891 }, 3892 { 3893 "BriefDescription": "Messages that bounced on the Horizontal Ring. : IV", 3894 "Counter": "0,1,2,3", 3895 "EventCode": "0xAC", 3896 "EventName": "UNC_M2M_RING_BOUNCES_HORZ.IV", 3897 "Experimental": "1", 3898 "PerPkg": "1", 3899 "PublicDescription": "Messages that bounced on the Horizontal Ring. : IV : Number of cycles incoming messages from the Horizontal ring that were bounced, by ring type.", 3900 "UMask": "0x8", 3901 "Unit": "M2M" 3902 }, 3903 { 3904 "BriefDescription": "Messages that bounced on the Vertical Ring. : AD", 3905 "Counter": "0,1,2,3", 3906 "EventCode": "0xAA", 3907 "EventName": "UNC_M2M_RING_BOUNCES_VERT.AD", 3908 "Experimental": "1", 3909 "PerPkg": "1", 3910 "PublicDescription": "Messages that bounced on the Vertical Ring. : AD : Number of cycles incoming messages from the Vertical ring that were bounced, by ring type.", 3911 "UMask": "0x1", 3912 "Unit": "M2M" 3913 }, 3914 { 3915 "BriefDescription": "Messages that bounced on the Vertical Ring. : Acknowledgements to core", 3916 "Counter": "0,1,2,3", 3917 "EventCode": "0xAA", 3918 "EventName": "UNC_M2M_RING_BOUNCES_VERT.AK", 3919 "Experimental": "1", 3920 "PerPkg": "1", 3921 "PublicDescription": "Messages that bounced on the Vertical Ring. : Acknowledgements to core : Number of cycles incoming messages from the Vertical ring that were bounced, by ring type.", 3922 "UMask": "0x2", 3923 "Unit": "M2M" 3924 }, 3925 { 3926 "BriefDescription": "Messages that bounced on the Vertical Ring.", 3927 "Counter": "0,1,2,3", 3928 "EventCode": "0xAA", 3929 "EventName": "UNC_M2M_RING_BOUNCES_VERT.AKC", 3930 "Experimental": "1", 3931 "PerPkg": "1", 3932 "PublicDescription": "Messages that bounced on the Vertical Ring. : Number of cycles incoming messages from the Vertical ring that were bounced, by ring type.", 3933 "UMask": "0x10", 3934 "Unit": "M2M" 3935 }, 3936 { 3937 "BriefDescription": "Messages that bounced on the Vertical Ring. : Data Responses to core", 3938 "Counter": "0,1,2,3", 3939 "EventCode": "0xAA", 3940 "EventName": "UNC_M2M_RING_BOUNCES_VERT.BL", 3941 "Experimental": "1", 3942 "PerPkg": "1", 3943 "PublicDescription": "Messages that bounced on the Vertical Ring. : Data Responses to core : Number of cycles incoming messages from the Vertical ring that were bounced, by ring type.", 3944 "UMask": "0x4", 3945 "Unit": "M2M" 3946 }, 3947 { 3948 "BriefDescription": "Messages that bounced on the Vertical Ring. : Snoops of processor's cache.", 3949 "Counter": "0,1,2,3", 3950 "EventCode": "0xAA", 3951 "EventName": "UNC_M2M_RING_BOUNCES_VERT.IV", 3952 "Experimental": "1", 3953 "PerPkg": "1", 3954 "PublicDescription": "Messages that bounced on the Vertical Ring. : Snoops of processor's cache. : Number of cycles incoming messages from the Vertical ring that were bounced, by ring type.", 3955 "UMask": "0x8", 3956 "Unit": "M2M" 3957 }, 3958 { 3959 "BriefDescription": "Sink Starvation on Horizontal Ring : AD", 3960 "Counter": "0,1,2,3", 3961 "EventCode": "0xAD", 3962 "EventName": "UNC_M2M_RING_SINK_STARVED_HORZ.AD", 3963 "Experimental": "1", 3964 "PerPkg": "1", 3965 "UMask": "0x1", 3966 "Unit": "M2M" 3967 }, 3968 { 3969 "BriefDescription": "Sink Starvation on Horizontal Ring : AK", 3970 "Counter": "0,1,2,3", 3971 "EventCode": "0xAD", 3972 "EventName": "UNC_M2M_RING_SINK_STARVED_HORZ.AK", 3973 "Experimental": "1", 3974 "PerPkg": "1", 3975 "UMask": "0x2", 3976 "Unit": "M2M" 3977 }, 3978 { 3979 "BriefDescription": "Sink Starvation on Horizontal Ring : Acknowledgements to Agent 1", 3980 "Counter": "0,1,2,3", 3981 "EventCode": "0xAD", 3982 "EventName": "UNC_M2M_RING_SINK_STARVED_HORZ.AK_AG1", 3983 "Experimental": "1", 3984 "PerPkg": "1", 3985 "UMask": "0x20", 3986 "Unit": "M2M" 3987 }, 3988 { 3989 "BriefDescription": "Sink Starvation on Horizontal Ring : BL", 3990 "Counter": "0,1,2,3", 3991 "EventCode": "0xAD", 3992 "EventName": "UNC_M2M_RING_SINK_STARVED_HORZ.BL", 3993 "Experimental": "1", 3994 "PerPkg": "1", 3995 "UMask": "0x4", 3996 "Unit": "M2M" 3997 }, 3998 { 3999 "BriefDescription": "Sink Starvation on Horizontal Ring : IV", 4000 "Counter": "0,1,2,3", 4001 "EventCode": "0xAD", 4002 "EventName": "UNC_M2M_RING_SINK_STARVED_HORZ.IV", 4003 "Experimental": "1", 4004 "PerPkg": "1", 4005 "UMask": "0x8", 4006 "Unit": "M2M" 4007 }, 4008 { 4009 "BriefDescription": "Sink Starvation on Vertical Ring : AD", 4010 "Counter": "0,1,2,3", 4011 "EventCode": "0xAB", 4012 "EventName": "UNC_M2M_RING_SINK_STARVED_VERT.AD", 4013 "Experimental": "1", 4014 "PerPkg": "1", 4015 "UMask": "0x1", 4016 "Unit": "M2M" 4017 }, 4018 { 4019 "BriefDescription": "Sink Starvation on Vertical Ring : Acknowledgements to core", 4020 "Counter": "0,1,2,3", 4021 "EventCode": "0xAB", 4022 "EventName": "UNC_M2M_RING_SINK_STARVED_VERT.AK", 4023 "Experimental": "1", 4024 "PerPkg": "1", 4025 "UMask": "0x2", 4026 "Unit": "M2M" 4027 }, 4028 { 4029 "BriefDescription": "Sink Starvation on Vertical Ring", 4030 "Counter": "0,1,2,3", 4031 "EventCode": "0xAB", 4032 "EventName": "UNC_M2M_RING_SINK_STARVED_VERT.AKC", 4033 "Experimental": "1", 4034 "PerPkg": "1", 4035 "UMask": "0x10", 4036 "Unit": "M2M" 4037 }, 4038 { 4039 "BriefDescription": "Sink Starvation on Vertical Ring : Data Responses to core", 4040 "Counter": "0,1,2,3", 4041 "EventCode": "0xAB", 4042 "EventName": "UNC_M2M_RING_SINK_STARVED_VERT.BL", 4043 "Experimental": "1", 4044 "PerPkg": "1", 4045 "UMask": "0x4", 4046 "Unit": "M2M" 4047 }, 4048 { 4049 "BriefDescription": "Sink Starvation on Vertical Ring : Snoops of processor's cache.", 4050 "Counter": "0,1,2,3", 4051 "EventCode": "0xAB", 4052 "EventName": "UNC_M2M_RING_SINK_STARVED_VERT.IV", 4053 "Experimental": "1", 4054 "PerPkg": "1", 4055 "UMask": "0x8", 4056 "Unit": "M2M" 4057 }, 4058 { 4059 "BriefDescription": "Source Throttle", 4060 "Counter": "0,1,2,3", 4061 "EventCode": "0xae", 4062 "EventName": "UNC_M2M_RING_SRC_THRTL", 4063 "Experimental": "1", 4064 "PerPkg": "1", 4065 "Unit": "M2M" 4066 }, 4067 { 4068 "BriefDescription": "M2M to iMC RPQ Cycles w/Credits - Regular : Channel 0", 4069 "Counter": "0,1,2,3", 4070 "EventCode": "0x43", 4071 "EventName": "UNC_M2M_RPQ_NO_REG_CRD.CH0", 4072 "Experimental": "1", 4073 "PerPkg": "1", 4074 "UMask": "0x1", 4075 "Unit": "M2M" 4076 }, 4077 { 4078 "BriefDescription": "M2M to iMC RPQ Cycles w/Credits - Regular : Channel 1", 4079 "Counter": "0,1,2,3", 4080 "EventCode": "0x43", 4081 "EventName": "UNC_M2M_RPQ_NO_REG_CRD.CH1", 4082 "Experimental": "1", 4083 "PerPkg": "1", 4084 "UMask": "0x2", 4085 "Unit": "M2M" 4086 }, 4087 { 4088 "BriefDescription": "M2M to iMC RPQ Cycles w/Credits - Regular : Channel 2", 4089 "Counter": "0,1,2,3", 4090 "EventCode": "0x43", 4091 "EventName": "UNC_M2M_RPQ_NO_REG_CRD.CH2", 4092 "Experimental": "1", 4093 "PerPkg": "1", 4094 "UMask": "0x4", 4095 "Unit": "M2M" 4096 }, 4097 { 4098 "BriefDescription": "M2M->iMC RPQ Cycles w/Credits - PMM : Channel 0", 4099 "Counter": "0,1,2,3", 4100 "EventCode": "0x4F", 4101 "EventName": "UNC_M2M_RPQ_NO_REG_CRD_PMM.CHN0", 4102 "Experimental": "1", 4103 "PerPkg": "1", 4104 "UMask": "0x1", 4105 "Unit": "M2M" 4106 }, 4107 { 4108 "BriefDescription": "M2M->iMC RPQ Cycles w/Credits - PMM : Channel 1", 4109 "Counter": "0,1,2,3", 4110 "EventCode": "0x4F", 4111 "EventName": "UNC_M2M_RPQ_NO_REG_CRD_PMM.CHN1", 4112 "Experimental": "1", 4113 "PerPkg": "1", 4114 "UMask": "0x2", 4115 "Unit": "M2M" 4116 }, 4117 { 4118 "BriefDescription": "M2M->iMC RPQ Cycles w/Credits - PMM : Channel 2", 4119 "Counter": "0,1,2,3", 4120 "EventCode": "0x4F", 4121 "EventName": "UNC_M2M_RPQ_NO_REG_CRD_PMM.CHN2", 4122 "Experimental": "1", 4123 "PerPkg": "1", 4124 "UMask": "0x4", 4125 "Unit": "M2M" 4126 }, 4127 { 4128 "BriefDescription": "M2M to iMC RPQ Cycles w/Credits - Special : Channel 0", 4129 "Counter": "0,1,2,3", 4130 "EventCode": "0x44", 4131 "EventName": "UNC_M2M_RPQ_NO_SPEC_CRD.CH0", 4132 "Experimental": "1", 4133 "PerPkg": "1", 4134 "UMask": "0x1", 4135 "Unit": "M2M" 4136 }, 4137 { 4138 "BriefDescription": "M2M to iMC RPQ Cycles w/Credits - Special : Channel 1", 4139 "Counter": "0,1,2,3", 4140 "EventCode": "0x44", 4141 "EventName": "UNC_M2M_RPQ_NO_SPEC_CRD.CH1", 4142 "Experimental": "1", 4143 "PerPkg": "1", 4144 "UMask": "0x2", 4145 "Unit": "M2M" 4146 }, 4147 { 4148 "BriefDescription": "M2M to iMC RPQ Cycles w/Credits - Special : Channel 2", 4149 "Counter": "0,1,2,3", 4150 "EventCode": "0x44", 4151 "EventName": "UNC_M2M_RPQ_NO_SPEC_CRD.CH2", 4152 "Experimental": "1", 4153 "PerPkg": "1", 4154 "UMask": "0x4", 4155 "Unit": "M2M" 4156 }, 4157 { 4158 "BriefDescription": "AD Ingress (from CMS) Full", 4159 "Counter": "0,1,2,3", 4160 "EventCode": "0x04", 4161 "EventName": "UNC_M2M_RxC_AD_CYCLES_FULL", 4162 "Experimental": "1", 4163 "PerPkg": "1", 4164 "Unit": "M2M" 4165 }, 4166 { 4167 "BriefDescription": "AD Ingress (from CMS) Not Empty", 4168 "Counter": "0,1,2,3", 4169 "EventCode": "0x03", 4170 "EventName": "UNC_M2M_RxC_AD_CYCLES_NE", 4171 "Experimental": "1", 4172 "PerPkg": "1", 4173 "Unit": "M2M" 4174 }, 4175 { 4176 "BriefDescription": "AD Ingress (from CMS) Allocations", 4177 "Counter": "0,1,2,3", 4178 "EventCode": "0x01", 4179 "EventName": "UNC_M2M_RxC_AD_INSERTS", 4180 "Experimental": "1", 4181 "PerPkg": "1", 4182 "Unit": "M2M" 4183 }, 4184 { 4185 "BriefDescription": "AD Ingress (from CMS) Occupancy", 4186 "Counter": "0,1,2,3", 4187 "EventCode": "0x02", 4188 "EventName": "UNC_M2M_RxC_AD_OCCUPANCY", 4189 "Experimental": "1", 4190 "PerPkg": "1", 4191 "Unit": "M2M" 4192 }, 4193 { 4194 "BriefDescription": "AD Ingress (from CMS) Occupancy - Prefetches", 4195 "Counter": "0,1,2,3", 4196 "EventCode": "0x77", 4197 "EventName": "UNC_M2M_RxC_AD_PREF_OCCUPANCY", 4198 "Experimental": "1", 4199 "PerPkg": "1", 4200 "Unit": "M2M" 4201 }, 4202 { 4203 "BriefDescription": "AK Egress (to CMS) Allocations", 4204 "Counter": "0,1,2,3", 4205 "EventCode": "0x5C", 4206 "EventName": "UNC_M2M_RxC_AK_WR_CMP", 4207 "Experimental": "1", 4208 "PerPkg": "1", 4209 "Unit": "M2M" 4210 }, 4211 { 4212 "BriefDescription": "BL Ingress (from CMS) Full", 4213 "Counter": "0,1,2,3", 4214 "EventCode": "0x08", 4215 "EventName": "UNC_M2M_RxC_BL_CYCLES_FULL", 4216 "Experimental": "1", 4217 "PerPkg": "1", 4218 "Unit": "M2M" 4219 }, 4220 { 4221 "BriefDescription": "BL Ingress (from CMS) Not Empty", 4222 "Counter": "0,1,2,3", 4223 "EventCode": "0x07", 4224 "EventName": "UNC_M2M_RxC_BL_CYCLES_NE", 4225 "Experimental": "1", 4226 "PerPkg": "1", 4227 "Unit": "M2M" 4228 }, 4229 { 4230 "BriefDescription": "BL Ingress (from CMS) Allocations", 4231 "Counter": "0,1,2,3", 4232 "EventCode": "0x05", 4233 "EventName": "UNC_M2M_RxC_BL_INSERTS", 4234 "Experimental": "1", 4235 "PerPkg": "1", 4236 "Unit": "M2M" 4237 }, 4238 { 4239 "BriefDescription": "BL Ingress (from CMS) Occupancy", 4240 "Counter": "0,1,2,3", 4241 "EventCode": "0x06", 4242 "EventName": "UNC_M2M_RxC_BL_OCCUPANCY", 4243 "Experimental": "1", 4244 "PerPkg": "1", 4245 "Unit": "M2M" 4246 }, 4247 { 4248 "BriefDescription": "Transgress Injection Starvation : AD - All", 4249 "Counter": "0,1,2,3", 4250 "EventCode": "0xE5", 4251 "EventName": "UNC_M2M_RxR_BUSY_STARVED.AD_ALL", 4252 "Experimental": "1", 4253 "PerPkg": "1", 4254 "PublicDescription": "Transgress Injection Starvation : AD - All : Counts cycles under injection starvation mode. This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time. In this case, because a message from the other queue has higher priority : All == Credited + Uncredited", 4255 "UMask": "0x11", 4256 "Unit": "M2M" 4257 }, 4258 { 4259 "BriefDescription": "Transgress Injection Starvation : AD - Credited", 4260 "Counter": "0,1,2,3", 4261 "EventCode": "0xE5", 4262 "EventName": "UNC_M2M_RxR_BUSY_STARVED.AD_CRD", 4263 "Experimental": "1", 4264 "PerPkg": "1", 4265 "PublicDescription": "Transgress Injection Starvation : AD - Credited : Counts cycles under injection starvation mode. This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time. In this case, because a message from the other queue has higher priority", 4266 "UMask": "0x10", 4267 "Unit": "M2M" 4268 }, 4269 { 4270 "BriefDescription": "Transgress Injection Starvation : AD - Uncredited", 4271 "Counter": "0,1,2,3", 4272 "EventCode": "0xE5", 4273 "EventName": "UNC_M2M_RxR_BUSY_STARVED.AD_UNCRD", 4274 "Experimental": "1", 4275 "PerPkg": "1", 4276 "PublicDescription": "Transgress Injection Starvation : AD - Uncredited : Counts cycles under injection starvation mode. This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time. In this case, because a message from the other queue has higher priority", 4277 "UMask": "0x1", 4278 "Unit": "M2M" 4279 }, 4280 { 4281 "BriefDescription": "Transgress Injection Starvation : BL - All", 4282 "Counter": "0,1,2,3", 4283 "EventCode": "0xE5", 4284 "EventName": "UNC_M2M_RxR_BUSY_STARVED.BL_ALL", 4285 "Experimental": "1", 4286 "PerPkg": "1", 4287 "PublicDescription": "Transgress Injection Starvation : BL - All : Counts cycles under injection starvation mode. This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time. In this case, because a message from the other queue has higher priority : All == Credited + Uncredited", 4288 "UMask": "0x44", 4289 "Unit": "M2M" 4290 }, 4291 { 4292 "BriefDescription": "Transgress Injection Starvation : BL - Credited", 4293 "Counter": "0,1,2,3", 4294 "EventCode": "0xE5", 4295 "EventName": "UNC_M2M_RxR_BUSY_STARVED.BL_CRD", 4296 "Experimental": "1", 4297 "PerPkg": "1", 4298 "PublicDescription": "Transgress Injection Starvation : BL - Credited : Counts cycles under injection starvation mode. This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time. In this case, because a message from the other queue has higher priority", 4299 "UMask": "0x40", 4300 "Unit": "M2M" 4301 }, 4302 { 4303 "BriefDescription": "Transgress Injection Starvation : BL - Uncredited", 4304 "Counter": "0,1,2,3", 4305 "EventCode": "0xE5", 4306 "EventName": "UNC_M2M_RxR_BUSY_STARVED.BL_UNCRD", 4307 "Experimental": "1", 4308 "PerPkg": "1", 4309 "PublicDescription": "Transgress Injection Starvation : BL - Uncredited : Counts cycles under injection starvation mode. This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time. In this case, because a message from the other queue has higher priority", 4310 "UMask": "0x4", 4311 "Unit": "M2M" 4312 }, 4313 { 4314 "BriefDescription": "Transgress Ingress Bypass : AD - All", 4315 "Counter": "0,1,2,3", 4316 "EventCode": "0xE2", 4317 "EventName": "UNC_M2M_RxR_BYPASS.AD_ALL", 4318 "Experimental": "1", 4319 "PerPkg": "1", 4320 "PublicDescription": "Transgress Ingress Bypass : AD - All : Number of packets bypassing the CMS Ingress : All == Credited + Uncredited", 4321 "UMask": "0x11", 4322 "Unit": "M2M" 4323 }, 4324 { 4325 "BriefDescription": "Transgress Ingress Bypass : AD - Credited", 4326 "Counter": "0,1,2,3", 4327 "EventCode": "0xE2", 4328 "EventName": "UNC_M2M_RxR_BYPASS.AD_CRD", 4329 "Experimental": "1", 4330 "PerPkg": "1", 4331 "PublicDescription": "Transgress Ingress Bypass : AD - Credited : Number of packets bypassing the CMS Ingress", 4332 "UMask": "0x10", 4333 "Unit": "M2M" 4334 }, 4335 { 4336 "BriefDescription": "Transgress Ingress Bypass : AD - Uncredited", 4337 "Counter": "0,1,2,3", 4338 "EventCode": "0xE2", 4339 "EventName": "UNC_M2M_RxR_BYPASS.AD_UNCRD", 4340 "Experimental": "1", 4341 "PerPkg": "1", 4342 "PublicDescription": "Transgress Ingress Bypass : AD - Uncredited : Number of packets bypassing the CMS Ingress", 4343 "UMask": "0x1", 4344 "Unit": "M2M" 4345 }, 4346 { 4347 "BriefDescription": "Transgress Ingress Bypass : AK", 4348 "Counter": "0,1,2,3", 4349 "EventCode": "0xE2", 4350 "EventName": "UNC_M2M_RxR_BYPASS.AK", 4351 "Experimental": "1", 4352 "PerPkg": "1", 4353 "PublicDescription": "Transgress Ingress Bypass : AK : Number of packets bypassing the CMS Ingress", 4354 "UMask": "0x2", 4355 "Unit": "M2M" 4356 }, 4357 { 4358 "BriefDescription": "Transgress Ingress Bypass : AKC - Uncredited", 4359 "Counter": "0,1,2,3", 4360 "EventCode": "0xE2", 4361 "EventName": "UNC_M2M_RxR_BYPASS.AKC_UNCRD", 4362 "Experimental": "1", 4363 "PerPkg": "1", 4364 "PublicDescription": "Transgress Ingress Bypass : AKC - Uncredited : Number of packets bypassing the CMS Ingress", 4365 "UMask": "0x80", 4366 "Unit": "M2M" 4367 }, 4368 { 4369 "BriefDescription": "Transgress Ingress Bypass : BL - All", 4370 "Counter": "0,1,2,3", 4371 "EventCode": "0xE2", 4372 "EventName": "UNC_M2M_RxR_BYPASS.BL_ALL", 4373 "Experimental": "1", 4374 "PerPkg": "1", 4375 "PublicDescription": "Transgress Ingress Bypass : BL - All : Number of packets bypassing the CMS Ingress : All == Credited + Uncredited", 4376 "UMask": "0x44", 4377 "Unit": "M2M" 4378 }, 4379 { 4380 "BriefDescription": "Transgress Ingress Bypass : BL - Credited", 4381 "Counter": "0,1,2,3", 4382 "EventCode": "0xE2", 4383 "EventName": "UNC_M2M_RxR_BYPASS.BL_CRD", 4384 "Experimental": "1", 4385 "PerPkg": "1", 4386 "PublicDescription": "Transgress Ingress Bypass : BL - Credited : Number of packets bypassing the CMS Ingress", 4387 "UMask": "0x40", 4388 "Unit": "M2M" 4389 }, 4390 { 4391 "BriefDescription": "Transgress Ingress Bypass : BL - Uncredited", 4392 "Counter": "0,1,2,3", 4393 "EventCode": "0xE2", 4394 "EventName": "UNC_M2M_RxR_BYPASS.BL_UNCRD", 4395 "Experimental": "1", 4396 "PerPkg": "1", 4397 "PublicDescription": "Transgress Ingress Bypass : BL - Uncredited : Number of packets bypassing the CMS Ingress", 4398 "UMask": "0x4", 4399 "Unit": "M2M" 4400 }, 4401 { 4402 "BriefDescription": "Transgress Ingress Bypass : IV", 4403 "Counter": "0,1,2,3", 4404 "EventCode": "0xE2", 4405 "EventName": "UNC_M2M_RxR_BYPASS.IV", 4406 "Experimental": "1", 4407 "PerPkg": "1", 4408 "PublicDescription": "Transgress Ingress Bypass : IV : Number of packets bypassing the CMS Ingress", 4409 "UMask": "0x8", 4410 "Unit": "M2M" 4411 }, 4412 { 4413 "BriefDescription": "Transgress Injection Starvation : AD - All", 4414 "Counter": "0,1,2,3", 4415 "EventCode": "0xE3", 4416 "EventName": "UNC_M2M_RxR_CRD_STARVED.AD_ALL", 4417 "Experimental": "1", 4418 "PerPkg": "1", 4419 "PublicDescription": "Transgress Injection Starvation : AD - All : Counts cycles under injection starvation mode. This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time. In this case, the Ingress is unable to forward to the Egress due to a lack of credit. : All == Credited + Uncredited", 4420 "UMask": "0x11", 4421 "Unit": "M2M" 4422 }, 4423 { 4424 "BriefDescription": "Transgress Injection Starvation : AD - Credited", 4425 "Counter": "0,1,2,3", 4426 "EventCode": "0xE3", 4427 "EventName": "UNC_M2M_RxR_CRD_STARVED.AD_CRD", 4428 "Experimental": "1", 4429 "PerPkg": "1", 4430 "PublicDescription": "Transgress Injection Starvation : AD - Credited : Counts cycles under injection starvation mode. This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time. In this case, the Ingress is unable to forward to the Egress due to a lack of credit.", 4431 "UMask": "0x10", 4432 "Unit": "M2M" 4433 }, 4434 { 4435 "BriefDescription": "Transgress Injection Starvation : AD - Uncredited", 4436 "Counter": "0,1,2,3", 4437 "EventCode": "0xE3", 4438 "EventName": "UNC_M2M_RxR_CRD_STARVED.AD_UNCRD", 4439 "Experimental": "1", 4440 "PerPkg": "1", 4441 "PublicDescription": "Transgress Injection Starvation : AD - Uncredited : Counts cycles under injection starvation mode. This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time. In this case, the Ingress is unable to forward to the Egress due to a lack of credit.", 4442 "UMask": "0x1", 4443 "Unit": "M2M" 4444 }, 4445 { 4446 "BriefDescription": "Transgress Injection Starvation : AK", 4447 "Counter": "0,1,2,3", 4448 "EventCode": "0xE3", 4449 "EventName": "UNC_M2M_RxR_CRD_STARVED.AK", 4450 "Experimental": "1", 4451 "PerPkg": "1", 4452 "PublicDescription": "Transgress Injection Starvation : AK : Counts cycles under injection starvation mode. This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time. In this case, the Ingress is unable to forward to the Egress due to a lack of credit.", 4453 "UMask": "0x2", 4454 "Unit": "M2M" 4455 }, 4456 { 4457 "BriefDescription": "Transgress Injection Starvation : BL - All", 4458 "Counter": "0,1,2,3", 4459 "EventCode": "0xE3", 4460 "EventName": "UNC_M2M_RxR_CRD_STARVED.BL_ALL", 4461 "Experimental": "1", 4462 "PerPkg": "1", 4463 "PublicDescription": "Transgress Injection Starvation : BL - All : Counts cycles under injection starvation mode. This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time. In this case, the Ingress is unable to forward to the Egress due to a lack of credit. : All == Credited + Uncredited", 4464 "UMask": "0x44", 4465 "Unit": "M2M" 4466 }, 4467 { 4468 "BriefDescription": "Transgress Injection Starvation : BL - Credited", 4469 "Counter": "0,1,2,3", 4470 "EventCode": "0xE3", 4471 "EventName": "UNC_M2M_RxR_CRD_STARVED.BL_CRD", 4472 "Experimental": "1", 4473 "PerPkg": "1", 4474 "PublicDescription": "Transgress Injection Starvation : BL - Credited : Counts cycles under injection starvation mode. This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time. In this case, the Ingress is unable to forward to the Egress due to a lack of credit.", 4475 "UMask": "0x40", 4476 "Unit": "M2M" 4477 }, 4478 { 4479 "BriefDescription": "Transgress Injection Starvation : BL - Uncredited", 4480 "Counter": "0,1,2,3", 4481 "EventCode": "0xE3", 4482 "EventName": "UNC_M2M_RxR_CRD_STARVED.BL_UNCRD", 4483 "Experimental": "1", 4484 "PerPkg": "1", 4485 "PublicDescription": "Transgress Injection Starvation : BL - Uncredited : Counts cycles under injection starvation mode. This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time. In this case, the Ingress is unable to forward to the Egress due to a lack of credit.", 4486 "UMask": "0x4", 4487 "Unit": "M2M" 4488 }, 4489 { 4490 "BriefDescription": "Transgress Injection Starvation : IFV - Credited", 4491 "Counter": "0,1,2,3", 4492 "EventCode": "0xE3", 4493 "EventName": "UNC_M2M_RxR_CRD_STARVED.IFV", 4494 "Experimental": "1", 4495 "PerPkg": "1", 4496 "PublicDescription": "Transgress Injection Starvation : IFV - Credited : Counts cycles under injection starvation mode. This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time. In this case, the Ingress is unable to forward to the Egress due to a lack of credit.", 4497 "UMask": "0x80", 4498 "Unit": "M2M" 4499 }, 4500 { 4501 "BriefDescription": "Transgress Injection Starvation : IV", 4502 "Counter": "0,1,2,3", 4503 "EventCode": "0xE3", 4504 "EventName": "UNC_M2M_RxR_CRD_STARVED.IV", 4505 "Experimental": "1", 4506 "PerPkg": "1", 4507 "PublicDescription": "Transgress Injection Starvation : IV : Counts cycles under injection starvation mode. This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time. In this case, the Ingress is unable to forward to the Egress due to a lack of credit.", 4508 "UMask": "0x8", 4509 "Unit": "M2M" 4510 }, 4511 { 4512 "BriefDescription": "Transgress Injection Starvation", 4513 "Counter": "0,1,2,3", 4514 "EventCode": "0xe4", 4515 "EventName": "UNC_M2M_RxR_CRD_STARVED_1", 4516 "Experimental": "1", 4517 "PerPkg": "1", 4518 "PublicDescription": "Transgress Injection Starvation : Counts cycles under injection starvation mode. This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time. In this case, the Ingress is unable to forward to the Egress due to a lack of credit.", 4519 "Unit": "M2M" 4520 }, 4521 { 4522 "BriefDescription": "Transgress Ingress Allocations : AD - All", 4523 "Counter": "0,1,2,3", 4524 "EventCode": "0xE1", 4525 "EventName": "UNC_M2M_RxR_INSERTS.AD_ALL", 4526 "Experimental": "1", 4527 "PerPkg": "1", 4528 "PublicDescription": "Transgress Ingress Allocations : AD - All : Number of allocations into the CMS Ingress The Ingress is used to queue up requests received from the mesh : All == Credited + Uncredited", 4529 "UMask": "0x11", 4530 "Unit": "M2M" 4531 }, 4532 { 4533 "BriefDescription": "Transgress Ingress Allocations : AD - Credited", 4534 "Counter": "0,1,2,3", 4535 "EventCode": "0xE1", 4536 "EventName": "UNC_M2M_RxR_INSERTS.AD_CRD", 4537 "Experimental": "1", 4538 "PerPkg": "1", 4539 "PublicDescription": "Transgress Ingress Allocations : AD - Credited : Number of allocations into the CMS Ingress The Ingress is used to queue up requests received from the mesh", 4540 "UMask": "0x10", 4541 "Unit": "M2M" 4542 }, 4543 { 4544 "BriefDescription": "Transgress Ingress Allocations : AD - Uncredited", 4545 "Counter": "0,1,2,3", 4546 "EventCode": "0xE1", 4547 "EventName": "UNC_M2M_RxR_INSERTS.AD_UNCRD", 4548 "Experimental": "1", 4549 "PerPkg": "1", 4550 "PublicDescription": "Transgress Ingress Allocations : AD - Uncredited : Number of allocations into the CMS Ingress The Ingress is used to queue up requests received from the mesh", 4551 "UMask": "0x1", 4552 "Unit": "M2M" 4553 }, 4554 { 4555 "BriefDescription": "Transgress Ingress Allocations : AK", 4556 "Counter": "0,1,2,3", 4557 "EventCode": "0xE1", 4558 "EventName": "UNC_M2M_RxR_INSERTS.AK", 4559 "Experimental": "1", 4560 "PerPkg": "1", 4561 "PublicDescription": "Transgress Ingress Allocations : AK : Number of allocations into the CMS Ingress The Ingress is used to queue up requests received from the mesh", 4562 "UMask": "0x2", 4563 "Unit": "M2M" 4564 }, 4565 { 4566 "BriefDescription": "Transgress Ingress Allocations : AKC - Uncredited", 4567 "Counter": "0,1,2,3", 4568 "EventCode": "0xE1", 4569 "EventName": "UNC_M2M_RxR_INSERTS.AKC_UNCRD", 4570 "Experimental": "1", 4571 "PerPkg": "1", 4572 "PublicDescription": "Transgress Ingress Allocations : AKC - Uncredited : Number of allocations into the CMS Ingress The Ingress is used to queue up requests received from the mesh", 4573 "UMask": "0x80", 4574 "Unit": "M2M" 4575 }, 4576 { 4577 "BriefDescription": "Transgress Ingress Allocations : BL - All", 4578 "Counter": "0,1,2,3", 4579 "EventCode": "0xE1", 4580 "EventName": "UNC_M2M_RxR_INSERTS.BL_ALL", 4581 "Experimental": "1", 4582 "PerPkg": "1", 4583 "PublicDescription": "Transgress Ingress Allocations : BL - All : Number of allocations into the CMS Ingress The Ingress is used to queue up requests received from the mesh : All == Credited + Uncredited", 4584 "UMask": "0x44", 4585 "Unit": "M2M" 4586 }, 4587 { 4588 "BriefDescription": "Transgress Ingress Allocations : BL - Credited", 4589 "Counter": "0,1,2,3", 4590 "EventCode": "0xE1", 4591 "EventName": "UNC_M2M_RxR_INSERTS.BL_CRD", 4592 "Experimental": "1", 4593 "PerPkg": "1", 4594 "PublicDescription": "Transgress Ingress Allocations : BL - Credited : Number of allocations into the CMS Ingress The Ingress is used to queue up requests received from the mesh", 4595 "UMask": "0x40", 4596 "Unit": "M2M" 4597 }, 4598 { 4599 "BriefDescription": "Transgress Ingress Allocations : BL - Uncredited", 4600 "Counter": "0,1,2,3", 4601 "EventCode": "0xE1", 4602 "EventName": "UNC_M2M_RxR_INSERTS.BL_UNCRD", 4603 "Experimental": "1", 4604 "PerPkg": "1", 4605 "PublicDescription": "Transgress Ingress Allocations : BL - Uncredited : Number of allocations into the CMS Ingress The Ingress is used to queue up requests received from the mesh", 4606 "UMask": "0x4", 4607 "Unit": "M2M" 4608 }, 4609 { 4610 "BriefDescription": "Transgress Ingress Allocations : IV", 4611 "Counter": "0,1,2,3", 4612 "EventCode": "0xE1", 4613 "EventName": "UNC_M2M_RxR_INSERTS.IV", 4614 "Experimental": "1", 4615 "PerPkg": "1", 4616 "PublicDescription": "Transgress Ingress Allocations : IV : Number of allocations into the CMS Ingress The Ingress is used to queue up requests received from the mesh", 4617 "UMask": "0x8", 4618 "Unit": "M2M" 4619 }, 4620 { 4621 "BriefDescription": "Transgress Ingress Occupancy : AD - All", 4622 "Counter": "0,1,2,3", 4623 "EventCode": "0xE0", 4624 "EventName": "UNC_M2M_RxR_OCCUPANCY.AD_ALL", 4625 "Experimental": "1", 4626 "PerPkg": "1", 4627 "PublicDescription": "Transgress Ingress Occupancy : AD - All : Occupancy event for the Ingress buffers in the CMS The Ingress is used to queue up requests received from the mesh : All == Credited + Uncredited", 4628 "UMask": "0x11", 4629 "Unit": "M2M" 4630 }, 4631 { 4632 "BriefDescription": "Transgress Ingress Occupancy : AD - Credited", 4633 "Counter": "0,1,2,3", 4634 "EventCode": "0xE0", 4635 "EventName": "UNC_M2M_RxR_OCCUPANCY.AD_CRD", 4636 "Experimental": "1", 4637 "PerPkg": "1", 4638 "PublicDescription": "Transgress Ingress Occupancy : AD - Credited : Occupancy event for the Ingress buffers in the CMS The Ingress is used to queue up requests received from the mesh", 4639 "UMask": "0x10", 4640 "Unit": "M2M" 4641 }, 4642 { 4643 "BriefDescription": "Transgress Ingress Occupancy : AD - Uncredited", 4644 "Counter": "0,1,2,3", 4645 "EventCode": "0xE0", 4646 "EventName": "UNC_M2M_RxR_OCCUPANCY.AD_UNCRD", 4647 "Experimental": "1", 4648 "PerPkg": "1", 4649 "PublicDescription": "Transgress Ingress Occupancy : AD - Uncredited : Occupancy event for the Ingress buffers in the CMS The Ingress is used to queue up requests received from the mesh", 4650 "UMask": "0x1", 4651 "Unit": "M2M" 4652 }, 4653 { 4654 "BriefDescription": "Transgress Ingress Occupancy : AK", 4655 "Counter": "0,1,2,3", 4656 "EventCode": "0xE0", 4657 "EventName": "UNC_M2M_RxR_OCCUPANCY.AK", 4658 "Experimental": "1", 4659 "PerPkg": "1", 4660 "PublicDescription": "Transgress Ingress Occupancy : AK : Occupancy event for the Ingress buffers in the CMS The Ingress is used to queue up requests received from the mesh", 4661 "UMask": "0x2", 4662 "Unit": "M2M" 4663 }, 4664 { 4665 "BriefDescription": "Transgress Ingress Occupancy : AKC - Uncredited", 4666 "Counter": "0,1,2,3", 4667 "EventCode": "0xE0", 4668 "EventName": "UNC_M2M_RxR_OCCUPANCY.AKC_UNCRD", 4669 "Experimental": "1", 4670 "PerPkg": "1", 4671 "PublicDescription": "Transgress Ingress Occupancy : AKC - Uncredited : Occupancy event for the Ingress buffers in the CMS The Ingress is used to queue up requests received from the mesh", 4672 "UMask": "0x80", 4673 "Unit": "M2M" 4674 }, 4675 { 4676 "BriefDescription": "Transgress Ingress Occupancy : BL - All", 4677 "Counter": "0,1,2,3", 4678 "EventCode": "0xE0", 4679 "EventName": "UNC_M2M_RxR_OCCUPANCY.BL_ALL", 4680 "Experimental": "1", 4681 "PerPkg": "1", 4682 "PublicDescription": "Transgress Ingress Occupancy : BL - All : Occupancy event for the Ingress buffers in the CMS The Ingress is used to queue up requests received from the mesh : All == Credited + Uncredited", 4683 "UMask": "0x44", 4684 "Unit": "M2M" 4685 }, 4686 { 4687 "BriefDescription": "Transgress Ingress Occupancy : BL - Credited", 4688 "Counter": "0,1,2,3", 4689 "EventCode": "0xE0", 4690 "EventName": "UNC_M2M_RxR_OCCUPANCY.BL_CRD", 4691 "Experimental": "1", 4692 "PerPkg": "1", 4693 "PublicDescription": "Transgress Ingress Occupancy : BL - Credited : Occupancy event for the Ingress buffers in the CMS The Ingress is used to queue up requests received from the mesh", 4694 "UMask": "0x20", 4695 "Unit": "M2M" 4696 }, 4697 { 4698 "BriefDescription": "Transgress Ingress Occupancy : BL - Uncredited", 4699 "Counter": "0,1,2,3", 4700 "EventCode": "0xE0", 4701 "EventName": "UNC_M2M_RxR_OCCUPANCY.BL_UNCRD", 4702 "Experimental": "1", 4703 "PerPkg": "1", 4704 "PublicDescription": "Transgress Ingress Occupancy : BL - Uncredited : Occupancy event for the Ingress buffers in the CMS The Ingress is used to queue up requests received from the mesh", 4705 "UMask": "0x4", 4706 "Unit": "M2M" 4707 }, 4708 { 4709 "BriefDescription": "Transgress Ingress Occupancy : IV", 4710 "Counter": "0,1,2,3", 4711 "EventCode": "0xE0", 4712 "EventName": "UNC_M2M_RxR_OCCUPANCY.IV", 4713 "Experimental": "1", 4714 "PerPkg": "1", 4715 "PublicDescription": "Transgress Ingress Occupancy : IV : Occupancy event for the Ingress buffers in the CMS The Ingress is used to queue up requests received from the mesh", 4716 "UMask": "0x8", 4717 "Unit": "M2M" 4718 }, 4719 { 4720 "BriefDescription": "UNC_M2M_SCOREBOARD_AD_RETRY_ACCEPTS", 4721 "Counter": "0,1,2,3", 4722 "EventCode": "0x33", 4723 "EventName": "UNC_M2M_SCOREBOARD_AD_RETRY_ACCEPTS", 4724 "Experimental": "1", 4725 "PerPkg": "1", 4726 "Unit": "M2M" 4727 }, 4728 { 4729 "BriefDescription": "UNC_M2M_SCOREBOARD_AD_RETRY_REJECTS", 4730 "Counter": "0,1,2,3", 4731 "EventCode": "0x34", 4732 "EventName": "UNC_M2M_SCOREBOARD_AD_RETRY_REJECTS", 4733 "Experimental": "1", 4734 "PerPkg": "1", 4735 "Unit": "M2M" 4736 }, 4737 { 4738 "BriefDescription": "Retry - Mem Mirroring Mode", 4739 "Counter": "0,1,2,3", 4740 "EventCode": "0x35", 4741 "EventName": "UNC_M2M_SCOREBOARD_BL_RETRY_ACCEPTS", 4742 "Experimental": "1", 4743 "PerPkg": "1", 4744 "Unit": "M2M" 4745 }, 4746 { 4747 "BriefDescription": "Retry - Mem Mirroring Mode", 4748 "Counter": "0,1,2,3", 4749 "EventCode": "0x36", 4750 "EventName": "UNC_M2M_SCOREBOARD_BL_RETRY_REJECTS", 4751 "Experimental": "1", 4752 "PerPkg": "1", 4753 "Unit": "M2M" 4754 }, 4755 { 4756 "BriefDescription": "Scoreboard Accepts", 4757 "Counter": "0,1,2,3", 4758 "EventCode": "0x2F", 4759 "EventName": "UNC_M2M_SCOREBOARD_RD_ACCEPTS", 4760 "Experimental": "1", 4761 "PerPkg": "1", 4762 "Unit": "M2M" 4763 }, 4764 { 4765 "BriefDescription": "Scoreboard Rejects", 4766 "Counter": "0,1,2,3", 4767 "EventCode": "0x30", 4768 "EventName": "UNC_M2M_SCOREBOARD_RD_REJECTS", 4769 "Experimental": "1", 4770 "PerPkg": "1", 4771 "Unit": "M2M" 4772 }, 4773 { 4774 "BriefDescription": "Scoreboard Accepts", 4775 "Counter": "0,1,2,3", 4776 "EventCode": "0x31", 4777 "EventName": "UNC_M2M_SCOREBOARD_WR_ACCEPTS", 4778 "Experimental": "1", 4779 "PerPkg": "1", 4780 "Unit": "M2M" 4781 }, 4782 { 4783 "BriefDescription": "Scoreboard Rejects", 4784 "Counter": "0,1,2,3", 4785 "EventCode": "0x32", 4786 "EventName": "UNC_M2M_SCOREBOARD_WR_REJECTS", 4787 "Experimental": "1", 4788 "PerPkg": "1", 4789 "Unit": "M2M" 4790 }, 4791 { 4792 "BriefDescription": "Stall on No AD Agent0 Transgress Credits : For Transgress 0", 4793 "Counter": "0,1,2,3", 4794 "EventCode": "0xD0", 4795 "EventName": "UNC_M2M_STALL0_NO_TxR_HORZ_CRD_AD_AG0.TGR0", 4796 "Experimental": "1", 4797 "PerPkg": "1", 4798 "PublicDescription": "Stall on No AD Agent0 Transgress Credits : For Transgress 0 : Number of cycles the AD Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.", 4799 "UMask": "0x1", 4800 "Unit": "M2M" 4801 }, 4802 { 4803 "BriefDescription": "Stall on No AD Agent0 Transgress Credits : For Transgress 1", 4804 "Counter": "0,1,2,3", 4805 "EventCode": "0xD0", 4806 "EventName": "UNC_M2M_STALL0_NO_TxR_HORZ_CRD_AD_AG0.TGR1", 4807 "Experimental": "1", 4808 "PerPkg": "1", 4809 "PublicDescription": "Stall on No AD Agent0 Transgress Credits : For Transgress 1 : Number of cycles the AD Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.", 4810 "UMask": "0x2", 4811 "Unit": "M2M" 4812 }, 4813 { 4814 "BriefDescription": "Stall on No AD Agent0 Transgress Credits : For Transgress 2", 4815 "Counter": "0,1,2,3", 4816 "EventCode": "0xD0", 4817 "EventName": "UNC_M2M_STALL0_NO_TxR_HORZ_CRD_AD_AG0.TGR2", 4818 "Experimental": "1", 4819 "PerPkg": "1", 4820 "PublicDescription": "Stall on No AD Agent0 Transgress Credits : For Transgress 2 : Number of cycles the AD Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.", 4821 "UMask": "0x4", 4822 "Unit": "M2M" 4823 }, 4824 { 4825 "BriefDescription": "Stall on No AD Agent0 Transgress Credits : For Transgress 3", 4826 "Counter": "0,1,2,3", 4827 "EventCode": "0xD0", 4828 "EventName": "UNC_M2M_STALL0_NO_TxR_HORZ_CRD_AD_AG0.TGR3", 4829 "Experimental": "1", 4830 "PerPkg": "1", 4831 "PublicDescription": "Stall on No AD Agent0 Transgress Credits : For Transgress 3 : Number of cycles the AD Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.", 4832 "UMask": "0x8", 4833 "Unit": "M2M" 4834 }, 4835 { 4836 "BriefDescription": "Stall on No AD Agent0 Transgress Credits : For Transgress 4", 4837 "Counter": "0,1,2,3", 4838 "EventCode": "0xD0", 4839 "EventName": "UNC_M2M_STALL0_NO_TxR_HORZ_CRD_AD_AG0.TGR4", 4840 "Experimental": "1", 4841 "PerPkg": "1", 4842 "PublicDescription": "Stall on No AD Agent0 Transgress Credits : For Transgress 4 : Number of cycles the AD Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.", 4843 "UMask": "0x10", 4844 "Unit": "M2M" 4845 }, 4846 { 4847 "BriefDescription": "Stall on No AD Agent0 Transgress Credits : For Transgress 5", 4848 "Counter": "0,1,2,3", 4849 "EventCode": "0xD0", 4850 "EventName": "UNC_M2M_STALL0_NO_TxR_HORZ_CRD_AD_AG0.TGR5", 4851 "Experimental": "1", 4852 "PerPkg": "1", 4853 "PublicDescription": "Stall on No AD Agent0 Transgress Credits : For Transgress 5 : Number of cycles the AD Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.", 4854 "UMask": "0x20", 4855 "Unit": "M2M" 4856 }, 4857 { 4858 "BriefDescription": "Stall on No AD Agent0 Transgress Credits : For Transgress 6", 4859 "Counter": "0,1,2,3", 4860 "EventCode": "0xD0", 4861 "EventName": "UNC_M2M_STALL0_NO_TxR_HORZ_CRD_AD_AG0.TGR6", 4862 "Experimental": "1", 4863 "PerPkg": "1", 4864 "PublicDescription": "Stall on No AD Agent0 Transgress Credits : For Transgress 6 : Number of cycles the AD Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.", 4865 "UMask": "0x40", 4866 "Unit": "M2M" 4867 }, 4868 { 4869 "BriefDescription": "Stall on No AD Agent0 Transgress Credits : For Transgress 7", 4870 "Counter": "0,1,2,3", 4871 "EventCode": "0xD0", 4872 "EventName": "UNC_M2M_STALL0_NO_TxR_HORZ_CRD_AD_AG0.TGR7", 4873 "Experimental": "1", 4874 "PerPkg": "1", 4875 "PublicDescription": "Stall on No AD Agent0 Transgress Credits : For Transgress 7 : Number of cycles the AD Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.", 4876 "UMask": "0x80", 4877 "Unit": "M2M" 4878 }, 4879 { 4880 "BriefDescription": "Stall on No AD Agent1 Transgress Credits : For Transgress 0", 4881 "Counter": "0,1,2,3", 4882 "EventCode": "0xD2", 4883 "EventName": "UNC_M2M_STALL0_NO_TxR_HORZ_CRD_AD_AG1.TGR0", 4884 "Experimental": "1", 4885 "PerPkg": "1", 4886 "PublicDescription": "Stall on No AD Agent1 Transgress Credits : For Transgress 0 : Number of cycles the AD Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.", 4887 "UMask": "0x1", 4888 "Unit": "M2M" 4889 }, 4890 { 4891 "BriefDescription": "Stall on No AD Agent1 Transgress Credits : For Transgress 1", 4892 "Counter": "0,1,2,3", 4893 "EventCode": "0xD2", 4894 "EventName": "UNC_M2M_STALL0_NO_TxR_HORZ_CRD_AD_AG1.TGR1", 4895 "Experimental": "1", 4896 "PerPkg": "1", 4897 "PublicDescription": "Stall on No AD Agent1 Transgress Credits : For Transgress 1 : Number of cycles the AD Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.", 4898 "UMask": "0x2", 4899 "Unit": "M2M" 4900 }, 4901 { 4902 "BriefDescription": "Stall on No AD Agent1 Transgress Credits : For Transgress 2", 4903 "Counter": "0,1,2,3", 4904 "EventCode": "0xD2", 4905 "EventName": "UNC_M2M_STALL0_NO_TxR_HORZ_CRD_AD_AG1.TGR2", 4906 "Experimental": "1", 4907 "PerPkg": "1", 4908 "PublicDescription": "Stall on No AD Agent1 Transgress Credits : For Transgress 2 : Number of cycles the AD Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.", 4909 "UMask": "0x4", 4910 "Unit": "M2M" 4911 }, 4912 { 4913 "BriefDescription": "Stall on No AD Agent1 Transgress Credits : For Transgress 3", 4914 "Counter": "0,1,2,3", 4915 "EventCode": "0xD2", 4916 "EventName": "UNC_M2M_STALL0_NO_TxR_HORZ_CRD_AD_AG1.TGR3", 4917 "Experimental": "1", 4918 "PerPkg": "1", 4919 "PublicDescription": "Stall on No AD Agent1 Transgress Credits : For Transgress 3 : Number of cycles the AD Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.", 4920 "UMask": "0x8", 4921 "Unit": "M2M" 4922 }, 4923 { 4924 "BriefDescription": "Stall on No AD Agent1 Transgress Credits : For Transgress 4", 4925 "Counter": "0,1,2,3", 4926 "EventCode": "0xD2", 4927 "EventName": "UNC_M2M_STALL0_NO_TxR_HORZ_CRD_AD_AG1.TGR4", 4928 "Experimental": "1", 4929 "PerPkg": "1", 4930 "PublicDescription": "Stall on No AD Agent1 Transgress Credits : For Transgress 4 : Number of cycles the AD Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.", 4931 "UMask": "0x10", 4932 "Unit": "M2M" 4933 }, 4934 { 4935 "BriefDescription": "Stall on No AD Agent1 Transgress Credits : For Transgress 5", 4936 "Counter": "0,1,2,3", 4937 "EventCode": "0xD2", 4938 "EventName": "UNC_M2M_STALL0_NO_TxR_HORZ_CRD_AD_AG1.TGR5", 4939 "Experimental": "1", 4940 "PerPkg": "1", 4941 "PublicDescription": "Stall on No AD Agent1 Transgress Credits : For Transgress 5 : Number of cycles the AD Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.", 4942 "UMask": "0x20", 4943 "Unit": "M2M" 4944 }, 4945 { 4946 "BriefDescription": "Stall on No AD Agent1 Transgress Credits : For Transgress 6", 4947 "Counter": "0,1,2,3", 4948 "EventCode": "0xD2", 4949 "EventName": "UNC_M2M_STALL0_NO_TxR_HORZ_CRD_AD_AG1.TGR6", 4950 "Experimental": "1", 4951 "PerPkg": "1", 4952 "PublicDescription": "Stall on No AD Agent1 Transgress Credits : For Transgress 6 : Number of cycles the AD Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.", 4953 "UMask": "0x40", 4954 "Unit": "M2M" 4955 }, 4956 { 4957 "BriefDescription": "Stall on No AD Agent1 Transgress Credits : For Transgress 7", 4958 "Counter": "0,1,2,3", 4959 "EventCode": "0xD2", 4960 "EventName": "UNC_M2M_STALL0_NO_TxR_HORZ_CRD_AD_AG1.TGR7", 4961 "Experimental": "1", 4962 "PerPkg": "1", 4963 "PublicDescription": "Stall on No AD Agent1 Transgress Credits : For Transgress 7 : Number of cycles the AD Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.", 4964 "UMask": "0x80", 4965 "Unit": "M2M" 4966 }, 4967 { 4968 "BriefDescription": "Stall on No BL Agent0 Transgress Credits : For Transgress 0", 4969 "Counter": "0,1,2,3", 4970 "EventCode": "0xD4", 4971 "EventName": "UNC_M2M_STALL0_NO_TxR_HORZ_CRD_BL_AG0.TGR0", 4972 "Experimental": "1", 4973 "PerPkg": "1", 4974 "PublicDescription": "Stall on No BL Agent0 Transgress Credits : For Transgress 0 : Number of cycles the BL Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.", 4975 "UMask": "0x1", 4976 "Unit": "M2M" 4977 }, 4978 { 4979 "BriefDescription": "Stall on No BL Agent0 Transgress Credits : For Transgress 1", 4980 "Counter": "0,1,2,3", 4981 "EventCode": "0xD4", 4982 "EventName": "UNC_M2M_STALL0_NO_TxR_HORZ_CRD_BL_AG0.TGR1", 4983 "Experimental": "1", 4984 "PerPkg": "1", 4985 "PublicDescription": "Stall on No BL Agent0 Transgress Credits : For Transgress 1 : Number of cycles the BL Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.", 4986 "UMask": "0x2", 4987 "Unit": "M2M" 4988 }, 4989 { 4990 "BriefDescription": "Stall on No BL Agent0 Transgress Credits : For Transgress 2", 4991 "Counter": "0,1,2,3", 4992 "EventCode": "0xD4", 4993 "EventName": "UNC_M2M_STALL0_NO_TxR_HORZ_CRD_BL_AG0.TGR2", 4994 "Experimental": "1", 4995 "PerPkg": "1", 4996 "PublicDescription": "Stall on No BL Agent0 Transgress Credits : For Transgress 2 : Number of cycles the BL Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.", 4997 "UMask": "0x4", 4998 "Unit": "M2M" 4999 }, 5000 { 5001 "BriefDescription": "Stall on No BL Agent0 Transgress Credits : For Transgress 3", 5002 "Counter": "0,1,2,3", 5003 "EventCode": "0xD4", 5004 "EventName": "UNC_M2M_STALL0_NO_TxR_HORZ_CRD_BL_AG0.TGR3", 5005 "Experimental": "1", 5006 "PerPkg": "1", 5007 "PublicDescription": "Stall on No BL Agent0 Transgress Credits : For Transgress 3 : Number of cycles the BL Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.", 5008 "UMask": "0x8", 5009 "Unit": "M2M" 5010 }, 5011 { 5012 "BriefDescription": "Stall on No BL Agent0 Transgress Credits : For Transgress 4", 5013 "Counter": "0,1,2,3", 5014 "EventCode": "0xD4", 5015 "EventName": "UNC_M2M_STALL0_NO_TxR_HORZ_CRD_BL_AG0.TGR4", 5016 "Experimental": "1", 5017 "PerPkg": "1", 5018 "PublicDescription": "Stall on No BL Agent0 Transgress Credits : For Transgress 4 : Number of cycles the BL Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.", 5019 "UMask": "0x10", 5020 "Unit": "M2M" 5021 }, 5022 { 5023 "BriefDescription": "Stall on No BL Agent0 Transgress Credits : For Transgress 5", 5024 "Counter": "0,1,2,3", 5025 "EventCode": "0xD4", 5026 "EventName": "UNC_M2M_STALL0_NO_TxR_HORZ_CRD_BL_AG0.TGR5", 5027 "Experimental": "1", 5028 "PerPkg": "1", 5029 "PublicDescription": "Stall on No BL Agent0 Transgress Credits : For Transgress 5 : Number of cycles the BL Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.", 5030 "UMask": "0x20", 5031 "Unit": "M2M" 5032 }, 5033 { 5034 "BriefDescription": "Stall on No BL Agent0 Transgress Credits : For Transgress 6", 5035 "Counter": "0,1,2,3", 5036 "EventCode": "0xD4", 5037 "EventName": "UNC_M2M_STALL0_NO_TxR_HORZ_CRD_BL_AG0.TGR6", 5038 "Experimental": "1", 5039 "PerPkg": "1", 5040 "PublicDescription": "Stall on No BL Agent0 Transgress Credits : For Transgress 6 : Number of cycles the BL Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.", 5041 "UMask": "0x40", 5042 "Unit": "M2M" 5043 }, 5044 { 5045 "BriefDescription": "Stall on No BL Agent0 Transgress Credits : For Transgress 7", 5046 "Counter": "0,1,2,3", 5047 "EventCode": "0xD4", 5048 "EventName": "UNC_M2M_STALL0_NO_TxR_HORZ_CRD_BL_AG0.TGR7", 5049 "Experimental": "1", 5050 "PerPkg": "1", 5051 "PublicDescription": "Stall on No BL Agent0 Transgress Credits : For Transgress 7 : Number of cycles the BL Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.", 5052 "UMask": "0x80", 5053 "Unit": "M2M" 5054 }, 5055 { 5056 "BriefDescription": "Stall on No BL Agent1 Transgress Credits : For Transgress 0", 5057 "Counter": "0,1,2,3", 5058 "EventCode": "0xD6", 5059 "EventName": "UNC_M2M_STALL0_NO_TxR_HORZ_CRD_BL_AG1.TGR0", 5060 "Experimental": "1", 5061 "PerPkg": "1", 5062 "PublicDescription": "Stall on No BL Agent1 Transgress Credits : For Transgress 0 : Number of cycles the BL Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.", 5063 "UMask": "0x1", 5064 "Unit": "M2M" 5065 }, 5066 { 5067 "BriefDescription": "Stall on No BL Agent1 Transgress Credits : For Transgress 1", 5068 "Counter": "0,1,2,3", 5069 "EventCode": "0xD6", 5070 "EventName": "UNC_M2M_STALL0_NO_TxR_HORZ_CRD_BL_AG1.TGR1", 5071 "Experimental": "1", 5072 "PerPkg": "1", 5073 "PublicDescription": "Stall on No BL Agent1 Transgress Credits : For Transgress 1 : Number of cycles the BL Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.", 5074 "UMask": "0x2", 5075 "Unit": "M2M" 5076 }, 5077 { 5078 "BriefDescription": "Stall on No BL Agent1 Transgress Credits : For Transgress 2", 5079 "Counter": "0,1,2,3", 5080 "EventCode": "0xD6", 5081 "EventName": "UNC_M2M_STALL0_NO_TxR_HORZ_CRD_BL_AG1.TGR2", 5082 "Experimental": "1", 5083 "PerPkg": "1", 5084 "PublicDescription": "Stall on No BL Agent1 Transgress Credits : For Transgress 2 : Number of cycles the BL Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.", 5085 "UMask": "0x4", 5086 "Unit": "M2M" 5087 }, 5088 { 5089 "BriefDescription": "Stall on No BL Agent1 Transgress Credits : For Transgress 3", 5090 "Counter": "0,1,2,3", 5091 "EventCode": "0xD6", 5092 "EventName": "UNC_M2M_STALL0_NO_TxR_HORZ_CRD_BL_AG1.TGR3", 5093 "Experimental": "1", 5094 "PerPkg": "1", 5095 "PublicDescription": "Stall on No BL Agent1 Transgress Credits : For Transgress 3 : Number of cycles the BL Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.", 5096 "UMask": "0x8", 5097 "Unit": "M2M" 5098 }, 5099 { 5100 "BriefDescription": "Stall on No BL Agent1 Transgress Credits : For Transgress 4", 5101 "Counter": "0,1,2,3", 5102 "EventCode": "0xD6", 5103 "EventName": "UNC_M2M_STALL0_NO_TxR_HORZ_CRD_BL_AG1.TGR4", 5104 "Experimental": "1", 5105 "PerPkg": "1", 5106 "PublicDescription": "Stall on No BL Agent1 Transgress Credits : For Transgress 4 : Number of cycles the BL Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.", 5107 "UMask": "0x10", 5108 "Unit": "M2M" 5109 }, 5110 { 5111 "BriefDescription": "Stall on No BL Agent1 Transgress Credits : For Transgress 5", 5112 "Counter": "0,1,2,3", 5113 "EventCode": "0xD6", 5114 "EventName": "UNC_M2M_STALL0_NO_TxR_HORZ_CRD_BL_AG1.TGR5", 5115 "Experimental": "1", 5116 "PerPkg": "1", 5117 "PublicDescription": "Stall on No BL Agent1 Transgress Credits : For Transgress 5 : Number of cycles the BL Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.", 5118 "UMask": "0x20", 5119 "Unit": "M2M" 5120 }, 5121 { 5122 "BriefDescription": "Stall on No BL Agent1 Transgress Credits : For Transgress 6", 5123 "Counter": "0,1,2,3", 5124 "EventCode": "0xD6", 5125 "EventName": "UNC_M2M_STALL0_NO_TxR_HORZ_CRD_BL_AG1.TGR6", 5126 "Experimental": "1", 5127 "PerPkg": "1", 5128 "PublicDescription": "Stall on No BL Agent1 Transgress Credits : For Transgress 6 : Number of cycles the BL Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.", 5129 "UMask": "0x40", 5130 "Unit": "M2M" 5131 }, 5132 { 5133 "BriefDescription": "Stall on No BL Agent1 Transgress Credits : For Transgress 7", 5134 "Counter": "0,1,2,3", 5135 "EventCode": "0xD6", 5136 "EventName": "UNC_M2M_STALL0_NO_TxR_HORZ_CRD_BL_AG1.TGR7", 5137 "Experimental": "1", 5138 "PerPkg": "1", 5139 "PublicDescription": "Stall on No BL Agent1 Transgress Credits : For Transgress 7 : Number of cycles the BL Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.", 5140 "UMask": "0x80", 5141 "Unit": "M2M" 5142 }, 5143 { 5144 "BriefDescription": "Stall on No AD Agent0 Transgress Credits : For Transgress 10", 5145 "Counter": "0,1,2,3", 5146 "EventCode": "0xD1", 5147 "EventName": "UNC_M2M_STALL1_NO_TxR_HORZ_CRD_AD_AG0.TGR10", 5148 "Experimental": "1", 5149 "PerPkg": "1", 5150 "PublicDescription": "Stall on No AD Agent0 Transgress Credits : For Transgress 10 : Number of cycles the AD Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.", 5151 "UMask": "0x4", 5152 "Unit": "M2M" 5153 }, 5154 { 5155 "BriefDescription": "Stall on No AD Agent0 Transgress Credits : For Transgress 8", 5156 "Counter": "0,1,2,3", 5157 "EventCode": "0xD1", 5158 "EventName": "UNC_M2M_STALL1_NO_TxR_HORZ_CRD_AD_AG0.TGR8", 5159 "Experimental": "1", 5160 "PerPkg": "1", 5161 "PublicDescription": "Stall on No AD Agent0 Transgress Credits : For Transgress 8 : Number of cycles the AD Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.", 5162 "UMask": "0x1", 5163 "Unit": "M2M" 5164 }, 5165 { 5166 "BriefDescription": "Stall on No AD Agent0 Transgress Credits : For Transgress 9", 5167 "Counter": "0,1,2,3", 5168 "EventCode": "0xD1", 5169 "EventName": "UNC_M2M_STALL1_NO_TxR_HORZ_CRD_AD_AG0.TGR9", 5170 "Experimental": "1", 5171 "PerPkg": "1", 5172 "PublicDescription": "Stall on No AD Agent0 Transgress Credits : For Transgress 9 : Number of cycles the AD Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.", 5173 "UMask": "0x2", 5174 "Unit": "M2M" 5175 }, 5176 { 5177 "BriefDescription": "Stall on No AD Agent1 Transgress Credits : For Transgress 10", 5178 "Counter": "0,1,2,3", 5179 "EventCode": "0xD3", 5180 "EventName": "UNC_M2M_STALL1_NO_TxR_HORZ_CRD_AD_AG1_1.TGR10", 5181 "Experimental": "1", 5182 "PerPkg": "1", 5183 "PublicDescription": "Stall on No AD Agent1 Transgress Credits : For Transgress 10 : Number of cycles the AD Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.", 5184 "UMask": "0x4", 5185 "Unit": "M2M" 5186 }, 5187 { 5188 "BriefDescription": "Stall on No AD Agent1 Transgress Credits : For Transgress 8", 5189 "Counter": "0,1,2,3", 5190 "EventCode": "0xD3", 5191 "EventName": "UNC_M2M_STALL1_NO_TxR_HORZ_CRD_AD_AG1_1.TGR8", 5192 "Experimental": "1", 5193 "PerPkg": "1", 5194 "PublicDescription": "Stall on No AD Agent1 Transgress Credits : For Transgress 8 : Number of cycles the AD Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.", 5195 "UMask": "0x1", 5196 "Unit": "M2M" 5197 }, 5198 { 5199 "BriefDescription": "Stall on No AD Agent1 Transgress Credits : For Transgress 9", 5200 "Counter": "0,1,2,3", 5201 "EventCode": "0xD3", 5202 "EventName": "UNC_M2M_STALL1_NO_TxR_HORZ_CRD_AD_AG1_1.TGR9", 5203 "Experimental": "1", 5204 "PerPkg": "1", 5205 "PublicDescription": "Stall on No AD Agent1 Transgress Credits : For Transgress 9 : Number of cycles the AD Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.", 5206 "UMask": "0x2", 5207 "Unit": "M2M" 5208 }, 5209 { 5210 "BriefDescription": "Stall on No BL Agent0 Transgress Credits : For Transgress 10", 5211 "Counter": "0,1,2,3", 5212 "EventCode": "0xD5", 5213 "EventName": "UNC_M2M_STALL1_NO_TxR_HORZ_CRD_BL_AG0_1.TGR10", 5214 "Experimental": "1", 5215 "PerPkg": "1", 5216 "PublicDescription": "Stall on No BL Agent0 Transgress Credits : For Transgress 10 : Number of cycles the BL Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.", 5217 "UMask": "0x4", 5218 "Unit": "M2M" 5219 }, 5220 { 5221 "BriefDescription": "Stall on No BL Agent0 Transgress Credits : For Transgress 8", 5222 "Counter": "0,1,2,3", 5223 "EventCode": "0xD5", 5224 "EventName": "UNC_M2M_STALL1_NO_TxR_HORZ_CRD_BL_AG0_1.TGR8", 5225 "Experimental": "1", 5226 "PerPkg": "1", 5227 "PublicDescription": "Stall on No BL Agent0 Transgress Credits : For Transgress 8 : Number of cycles the BL Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.", 5228 "UMask": "0x1", 5229 "Unit": "M2M" 5230 }, 5231 { 5232 "BriefDescription": "Stall on No BL Agent0 Transgress Credits : For Transgress 9", 5233 "Counter": "0,1,2,3", 5234 "EventCode": "0xD5", 5235 "EventName": "UNC_M2M_STALL1_NO_TxR_HORZ_CRD_BL_AG0_1.TGR9", 5236 "Experimental": "1", 5237 "PerPkg": "1", 5238 "PublicDescription": "Stall on No BL Agent0 Transgress Credits : For Transgress 9 : Number of cycles the BL Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.", 5239 "UMask": "0x2", 5240 "Unit": "M2M" 5241 }, 5242 { 5243 "BriefDescription": "Stall on No BL Agent1 Transgress Credits : For Transgress 10", 5244 "Counter": "0,1,2,3", 5245 "EventCode": "0xD7", 5246 "EventName": "UNC_M2M_STALL1_NO_TxR_HORZ_CRD_BL_AG1_1.TGR10", 5247 "Experimental": "1", 5248 "PerPkg": "1", 5249 "PublicDescription": "Stall on No BL Agent1 Transgress Credits : For Transgress 10 : Number of cycles the BL Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.", 5250 "UMask": "0x4", 5251 "Unit": "M2M" 5252 }, 5253 { 5254 "BriefDescription": "Stall on No BL Agent1 Transgress Credits : For Transgress 8", 5255 "Counter": "0,1,2,3", 5256 "EventCode": "0xD7", 5257 "EventName": "UNC_M2M_STALL1_NO_TxR_HORZ_CRD_BL_AG1_1.TGR8", 5258 "Experimental": "1", 5259 "PerPkg": "1", 5260 "PublicDescription": "Stall on No BL Agent1 Transgress Credits : For Transgress 8 : Number of cycles the BL Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.", 5261 "UMask": "0x1", 5262 "Unit": "M2M" 5263 }, 5264 { 5265 "BriefDescription": "Stall on No BL Agent1 Transgress Credits : For Transgress 9", 5266 "Counter": "0,1,2,3", 5267 "EventCode": "0xD7", 5268 "EventName": "UNC_M2M_STALL1_NO_TxR_HORZ_CRD_BL_AG1_1.TGR9", 5269 "Experimental": "1", 5270 "PerPkg": "1", 5271 "PublicDescription": "Stall on No BL Agent1 Transgress Credits : For Transgress 9 : Number of cycles the BL Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.", 5272 "UMask": "0x2", 5273 "Unit": "M2M" 5274 }, 5275 { 5276 "BriefDescription": "Tag Hit : Clean NearMem Read Hit", 5277 "Counter": "0,1,2,3", 5278 "EventCode": "0x2C", 5279 "EventName": "UNC_M2M_TAG_HIT.NM_RD_HIT_CLEAN", 5280 "PerPkg": "1", 5281 "PublicDescription": "Tag Hit : Clean NearMem Read Hit : Tag Hit indicates when a request sent to the iMC hit in Near Memory. : Counts clean full line read hits (reads and RFOs).", 5282 "UMask": "0x1", 5283 "Unit": "M2M" 5284 }, 5285 { 5286 "BriefDescription": "Tag Hit : Dirty NearMem Read Hit", 5287 "Counter": "0,1,2,3", 5288 "EventCode": "0x2C", 5289 "EventName": "UNC_M2M_TAG_HIT.NM_RD_HIT_DIRTY", 5290 "PerPkg": "1", 5291 "PublicDescription": "Tag Hit : Dirty NearMem Read Hit : Tag Hit indicates when a request sent to the iMC hit in Near Memory. : Counts dirty full line read hits (reads and RFOs).", 5292 "UMask": "0x2", 5293 "Unit": "M2M" 5294 }, 5295 { 5296 "BriefDescription": "Tag Hit : Clean NearMem Underfill Hit", 5297 "Counter": "0,1,2,3", 5298 "EventCode": "0x2C", 5299 "EventName": "UNC_M2M_TAG_HIT.NM_UFILL_HIT_CLEAN", 5300 "Experimental": "1", 5301 "PerPkg": "1", 5302 "PublicDescription": "Tag Hit : Clean NearMem Underfill Hit : Tag Hit indicates when a request sent to the iMC hit in Near Memory. : Counts clean underfill hits due to a partial write", 5303 "UMask": "0x4", 5304 "Unit": "M2M" 5305 }, 5306 { 5307 "BriefDescription": "Tag Hit : Dirty NearMem Underfill Hit", 5308 "Counter": "0,1,2,3", 5309 "EventCode": "0x2C", 5310 "EventName": "UNC_M2M_TAG_HIT.NM_UFILL_HIT_DIRTY", 5311 "Experimental": "1", 5312 "PerPkg": "1", 5313 "PublicDescription": "Tag Hit : Dirty NearMem Underfill Hit : Tag Hit indicates when a request sent to the iMC hit in Near Memory. : Counts dirty underfill read hits due to a partial write", 5314 "UMask": "0x8", 5315 "Unit": "M2M" 5316 }, 5317 { 5318 "BriefDescription": "Tag Miss", 5319 "Counter": "0,1,2,3", 5320 "EventCode": "0x61", 5321 "EventName": "UNC_M2M_TAG_MISS", 5322 "Experimental": "1", 5323 "PerPkg": "1", 5324 "Unit": "M2M" 5325 }, 5326 { 5327 "BriefDescription": "Number AD Ingress Credits", 5328 "Counter": "0,1,2,3", 5329 "EventCode": "0x41", 5330 "EventName": "UNC_M2M_TGR_AD_CREDITS", 5331 "Experimental": "1", 5332 "PerPkg": "1", 5333 "Unit": "M2M" 5334 }, 5335 { 5336 "BriefDescription": "Number BL Ingress Credits", 5337 "Counter": "0,1,2,3", 5338 "EventCode": "0x42", 5339 "EventName": "UNC_M2M_TGR_BL_CREDITS", 5340 "Experimental": "1", 5341 "PerPkg": "1", 5342 "Unit": "M2M" 5343 }, 5344 { 5345 "BriefDescription": "Tracker Cycles Full : Channel 0", 5346 "Counter": "0,1,2,3", 5347 "EventCode": "0x45", 5348 "EventName": "UNC_M2M_TRACKER_FULL.CH0", 5349 "Experimental": "1", 5350 "PerPkg": "1", 5351 "UMask": "0x1", 5352 "Unit": "M2M" 5353 }, 5354 { 5355 "BriefDescription": "Tracker Cycles Full : Channel 1", 5356 "Counter": "0,1,2,3", 5357 "EventCode": "0x45", 5358 "EventName": "UNC_M2M_TRACKER_FULL.CH1", 5359 "Experimental": "1", 5360 "PerPkg": "1", 5361 "UMask": "0x2", 5362 "Unit": "M2M" 5363 }, 5364 { 5365 "BriefDescription": "Tracker Cycles Full : Channel 2", 5366 "Counter": "0,1,2,3", 5367 "EventCode": "0x45", 5368 "EventName": "UNC_M2M_TRACKER_FULL.CH2", 5369 "Experimental": "1", 5370 "PerPkg": "1", 5371 "UMask": "0x4", 5372 "Unit": "M2M" 5373 }, 5374 { 5375 "BriefDescription": "Tracker Inserts : Channel 0", 5376 "Counter": "0,1,2,3", 5377 "EventCode": "0x49", 5378 "EventName": "UNC_M2M_TRACKER_INSERTS.CH0", 5379 "Experimental": "1", 5380 "PerPkg": "1", 5381 "UMask": "0x1", 5382 "Unit": "M2M" 5383 }, 5384 { 5385 "BriefDescription": "Tracker Inserts : Channel 1", 5386 "Counter": "0,1,2,3", 5387 "EventCode": "0x49", 5388 "EventName": "UNC_M2M_TRACKER_INSERTS.CH1", 5389 "Experimental": "1", 5390 "PerPkg": "1", 5391 "UMask": "0x2", 5392 "Unit": "M2M" 5393 }, 5394 { 5395 "BriefDescription": "Tracker Inserts : Channel 2", 5396 "Counter": "0,1,2,3", 5397 "EventCode": "0x49", 5398 "EventName": "UNC_M2M_TRACKER_INSERTS.CH2", 5399 "Experimental": "1", 5400 "PerPkg": "1", 5401 "UMask": "0x4", 5402 "Unit": "M2M" 5403 }, 5404 { 5405 "BriefDescription": "Tracker Cycles Not Empty : Channel 0", 5406 "Counter": "0,1,2,3", 5407 "EventCode": "0x46", 5408 "EventName": "UNC_M2M_TRACKER_NE.CH0", 5409 "Experimental": "1", 5410 "PerPkg": "1", 5411 "UMask": "0x1", 5412 "Unit": "M2M" 5413 }, 5414 { 5415 "BriefDescription": "Tracker Cycles Not Empty : Channel 1", 5416 "Counter": "0,1,2,3", 5417 "EventCode": "0x46", 5418 "EventName": "UNC_M2M_TRACKER_NE.CH1", 5419 "Experimental": "1", 5420 "PerPkg": "1", 5421 "UMask": "0x2", 5422 "Unit": "M2M" 5423 }, 5424 { 5425 "BriefDescription": "Tracker Cycles Not Empty : Channel 2", 5426 "Counter": "0,1,2,3", 5427 "EventCode": "0x46", 5428 "EventName": "UNC_M2M_TRACKER_NE.CH2", 5429 "Experimental": "1", 5430 "PerPkg": "1", 5431 "UMask": "0x4", 5432 "Unit": "M2M" 5433 }, 5434 { 5435 "BriefDescription": "Tracker Occupancy : Channel 0", 5436 "Counter": "0,1,2,3", 5437 "EventCode": "0x47", 5438 "EventName": "UNC_M2M_TRACKER_OCCUPANCY.CH0", 5439 "Experimental": "1", 5440 "PerPkg": "1", 5441 "UMask": "0x1", 5442 "Unit": "M2M" 5443 }, 5444 { 5445 "BriefDescription": "Tracker Occupancy : Channel 1", 5446 "Counter": "0,1,2,3", 5447 "EventCode": "0x47", 5448 "EventName": "UNC_M2M_TRACKER_OCCUPANCY.CH1", 5449 "Experimental": "1", 5450 "PerPkg": "1", 5451 "UMask": "0x2", 5452 "Unit": "M2M" 5453 }, 5454 { 5455 "BriefDescription": "Tracker Occupancy : Channel 2", 5456 "Counter": "0,1,2,3", 5457 "EventCode": "0x47", 5458 "EventName": "UNC_M2M_TRACKER_OCCUPANCY.CH2", 5459 "Experimental": "1", 5460 "PerPkg": "1", 5461 "UMask": "0x4", 5462 "Unit": "M2M" 5463 }, 5464 { 5465 "BriefDescription": "AD Egress (to CMS) Credit Acquired", 5466 "Counter": "0,1,2,3", 5467 "EventCode": "0x0d", 5468 "EventName": "UNC_M2M_TxC_AD_CREDITS_ACQUIRED", 5469 "Experimental": "1", 5470 "PerPkg": "1", 5471 "Unit": "M2M" 5472 }, 5473 { 5474 "BriefDescription": "AD Egress (to CMS) Credits Occupancy", 5475 "Counter": "0,1,2,3", 5476 "EventCode": "0x0e", 5477 "EventName": "UNC_M2M_TxC_AD_CREDIT_OCCUPANCY", 5478 "Experimental": "1", 5479 "PerPkg": "1", 5480 "Unit": "M2M" 5481 }, 5482 { 5483 "BriefDescription": "AD Egress (to CMS) Full", 5484 "Counter": "0,1,2,3", 5485 "EventCode": "0x0c", 5486 "EventName": "UNC_M2M_TxC_AD_CYCLES_FULL", 5487 "Experimental": "1", 5488 "PerPkg": "1", 5489 "Unit": "M2M" 5490 }, 5491 { 5492 "BriefDescription": "AD Egress (to CMS) Not Empty", 5493 "Counter": "0,1,2,3", 5494 "EventCode": "0x0b", 5495 "EventName": "UNC_M2M_TxC_AD_CYCLES_NE", 5496 "Experimental": "1", 5497 "PerPkg": "1", 5498 "Unit": "M2M" 5499 }, 5500 { 5501 "BriefDescription": "AD Egress (to CMS) Allocations", 5502 "Counter": "0,1,2,3", 5503 "EventCode": "0x09", 5504 "EventName": "UNC_M2M_TxC_AD_INSERTS", 5505 "Experimental": "1", 5506 "PerPkg": "1", 5507 "Unit": "M2M" 5508 }, 5509 { 5510 "BriefDescription": "Cycles with No AD Egress (to CMS) Credits", 5511 "Counter": "0,1,2,3", 5512 "EventCode": "0x0f", 5513 "EventName": "UNC_M2M_TxC_AD_NO_CREDIT_CYCLES", 5514 "Experimental": "1", 5515 "PerPkg": "1", 5516 "Unit": "M2M" 5517 }, 5518 { 5519 "BriefDescription": "Cycles Stalled with No AD Egress (to CMS) Credits", 5520 "Counter": "0,1,2,3", 5521 "EventCode": "0x10", 5522 "EventName": "UNC_M2M_TxC_AD_NO_CREDIT_STALLED", 5523 "Experimental": "1", 5524 "PerPkg": "1", 5525 "Unit": "M2M" 5526 }, 5527 { 5528 "BriefDescription": "AD Egress (to CMS) Occupancy", 5529 "Counter": "0,1,2,3", 5530 "EventCode": "0x0A", 5531 "EventName": "UNC_M2M_TxC_AD_OCCUPANCY", 5532 "Experimental": "1", 5533 "PerPkg": "1", 5534 "Unit": "M2M" 5535 }, 5536 { 5537 "BriefDescription": "Outbound Ring Transactions on AK : CRD Transactions to Cbo", 5538 "Counter": "0,1,2,3", 5539 "EventCode": "0x39", 5540 "EventName": "UNC_M2M_TxC_AK.CRD_CBO", 5541 "Experimental": "1", 5542 "PerPkg": "1", 5543 "UMask": "0x2", 5544 "Unit": "M2M" 5545 }, 5546 { 5547 "BriefDescription": "Outbound Ring Transactions on AK : NDR Transactions", 5548 "Counter": "0,1,2,3", 5549 "EventCode": "0x39", 5550 "EventName": "UNC_M2M_TxC_AK.NDR", 5551 "Experimental": "1", 5552 "PerPkg": "1", 5553 "UMask": "0x1", 5554 "Unit": "M2M" 5555 }, 5556 { 5557 "BriefDescription": "AKC Credits", 5558 "Counter": "0,1,2,3", 5559 "EventCode": "0x5F", 5560 "EventName": "UNC_M2M_TxC_AKC_CREDITS", 5561 "Experimental": "1", 5562 "PerPkg": "1", 5563 "Unit": "M2M" 5564 }, 5565 { 5566 "BriefDescription": "AK Egress (to CMS) Credit Acquired : Common Mesh Stop - Near Side", 5567 "Counter": "0,1,2,3", 5568 "EventCode": "0x1D", 5569 "EventName": "UNC_M2M_TxC_AK_CREDITS_ACQUIRED.CMS0", 5570 "Experimental": "1", 5571 "PerPkg": "1", 5572 "UMask": "0x1", 5573 "Unit": "M2M" 5574 }, 5575 { 5576 "BriefDescription": "AK Egress (to CMS) Credit Acquired : Common Mesh Stop - Far Side", 5577 "Counter": "0,1,2,3", 5578 "EventCode": "0x1D", 5579 "EventName": "UNC_M2M_TxC_AK_CREDITS_ACQUIRED.CMS1", 5580 "Experimental": "1", 5581 "PerPkg": "1", 5582 "UMask": "0x2", 5583 "Unit": "M2M" 5584 }, 5585 { 5586 "BriefDescription": "AK Egress (to CMS) Full : All", 5587 "Counter": "0,1,2,3", 5588 "EventCode": "0x14", 5589 "EventName": "UNC_M2M_TxC_AK_CYCLES_FULL.ALL", 5590 "Experimental": "1", 5591 "PerPkg": "1", 5592 "UMask": "0x3", 5593 "Unit": "M2M" 5594 }, 5595 { 5596 "BriefDescription": "AK Egress (to CMS) Full : Common Mesh Stop - Near Side", 5597 "Counter": "0,1,2,3", 5598 "EventCode": "0x14", 5599 "EventName": "UNC_M2M_TxC_AK_CYCLES_FULL.CMS0", 5600 "Experimental": "1", 5601 "PerPkg": "1", 5602 "UMask": "0x1", 5603 "Unit": "M2M" 5604 }, 5605 { 5606 "BriefDescription": "AK Egress (to CMS) Full : Common Mesh Stop - Far Side", 5607 "Counter": "0,1,2,3", 5608 "EventCode": "0x14", 5609 "EventName": "UNC_M2M_TxC_AK_CYCLES_FULL.CMS1", 5610 "Experimental": "1", 5611 "PerPkg": "1", 5612 "UMask": "0x2", 5613 "Unit": "M2M" 5614 }, 5615 { 5616 "BriefDescription": "AK Egress (to CMS) Full", 5617 "Counter": "0,1,2,3", 5618 "EventCode": "0x14", 5619 "EventName": "UNC_M2M_TxC_AK_CYCLES_FULL.RDCRD0", 5620 "Experimental": "1", 5621 "PerPkg": "1", 5622 "UMask": "0x8", 5623 "Unit": "M2M" 5624 }, 5625 { 5626 "BriefDescription": "AK Egress (to CMS) Full", 5627 "Counter": "0,1,2,3", 5628 "EventCode": "0x14", 5629 "EventName": "UNC_M2M_TxC_AK_CYCLES_FULL.RDCRD1", 5630 "Experimental": "1", 5631 "PerPkg": "1", 5632 "UMask": "0x88", 5633 "Unit": "M2M" 5634 }, 5635 { 5636 "BriefDescription": "AK Egress (to CMS) Full", 5637 "Counter": "0,1,2,3", 5638 "EventCode": "0x14", 5639 "EventName": "UNC_M2M_TxC_AK_CYCLES_FULL.WRCMP0", 5640 "Experimental": "1", 5641 "PerPkg": "1", 5642 "UMask": "0x20", 5643 "Unit": "M2M" 5644 }, 5645 { 5646 "BriefDescription": "AK Egress (to CMS) Full", 5647 "Counter": "0,1,2,3", 5648 "EventCode": "0x14", 5649 "EventName": "UNC_M2M_TxC_AK_CYCLES_FULL.WRCMP1", 5650 "Experimental": "1", 5651 "PerPkg": "1", 5652 "UMask": "0xa0", 5653 "Unit": "M2M" 5654 }, 5655 { 5656 "BriefDescription": "AK Egress (to CMS) Full", 5657 "Counter": "0,1,2,3", 5658 "EventCode": "0x14", 5659 "EventName": "UNC_M2M_TxC_AK_CYCLES_FULL.WRCRD0", 5660 "Experimental": "1", 5661 "PerPkg": "1", 5662 "UMask": "0x10", 5663 "Unit": "M2M" 5664 }, 5665 { 5666 "BriefDescription": "AK Egress (to CMS) Full", 5667 "Counter": "0,1,2,3", 5668 "EventCode": "0x14", 5669 "EventName": "UNC_M2M_TxC_AK_CYCLES_FULL.WRCRD1", 5670 "Experimental": "1", 5671 "PerPkg": "1", 5672 "UMask": "0x90", 5673 "Unit": "M2M" 5674 }, 5675 { 5676 "BriefDescription": "AK Egress (to CMS) Not Empty : All", 5677 "Counter": "0,1,2,3", 5678 "EventCode": "0x13", 5679 "EventName": "UNC_M2M_TxC_AK_CYCLES_NE.ALL", 5680 "Experimental": "1", 5681 "PerPkg": "1", 5682 "UMask": "0x3", 5683 "Unit": "M2M" 5684 }, 5685 { 5686 "BriefDescription": "AK Egress (to CMS) Not Empty : Common Mesh Stop - Near Side", 5687 "Counter": "0,1,2,3", 5688 "EventCode": "0x13", 5689 "EventName": "UNC_M2M_TxC_AK_CYCLES_NE.CMS0", 5690 "Experimental": "1", 5691 "PerPkg": "1", 5692 "UMask": "0x1", 5693 "Unit": "M2M" 5694 }, 5695 { 5696 "BriefDescription": "AK Egress (to CMS) Not Empty : Common Mesh Stop - Far Side", 5697 "Counter": "0,1,2,3", 5698 "EventCode": "0x13", 5699 "EventName": "UNC_M2M_TxC_AK_CYCLES_NE.CMS1", 5700 "Experimental": "1", 5701 "PerPkg": "1", 5702 "UMask": "0x2", 5703 "Unit": "M2M" 5704 }, 5705 { 5706 "BriefDescription": "AK Egress (to CMS) Not Empty", 5707 "Counter": "0,1,2,3", 5708 "EventCode": "0x13", 5709 "EventName": "UNC_M2M_TxC_AK_CYCLES_NE.RDCRD", 5710 "Experimental": "1", 5711 "PerPkg": "1", 5712 "UMask": "0x8", 5713 "Unit": "M2M" 5714 }, 5715 { 5716 "BriefDescription": "AK Egress (to CMS) Not Empty", 5717 "Counter": "0,1,2,3", 5718 "EventCode": "0x13", 5719 "EventName": "UNC_M2M_TxC_AK_CYCLES_NE.WRCMP", 5720 "Experimental": "1", 5721 "PerPkg": "1", 5722 "UMask": "0x20", 5723 "Unit": "M2M" 5724 }, 5725 { 5726 "BriefDescription": "AK Egress (to CMS) Not Empty", 5727 "Counter": "0,1,2,3", 5728 "EventCode": "0x13", 5729 "EventName": "UNC_M2M_TxC_AK_CYCLES_NE.WRCRD", 5730 "Experimental": "1", 5731 "PerPkg": "1", 5732 "UMask": "0x10", 5733 "Unit": "M2M" 5734 }, 5735 { 5736 "BriefDescription": "AK Egress (to CMS) Allocations : All", 5737 "Counter": "0,1,2,3", 5738 "EventCode": "0x11", 5739 "EventName": "UNC_M2M_TxC_AK_INSERTS.ALL", 5740 "Experimental": "1", 5741 "PerPkg": "1", 5742 "UMask": "0x3", 5743 "Unit": "M2M" 5744 }, 5745 { 5746 "BriefDescription": "AK Egress (to CMS) Allocations : Common Mesh Stop - Near Side", 5747 "Counter": "0,1,2,3", 5748 "EventCode": "0x11", 5749 "EventName": "UNC_M2M_TxC_AK_INSERTS.CMS0", 5750 "Experimental": "1", 5751 "PerPkg": "1", 5752 "UMask": "0x1", 5753 "Unit": "M2M" 5754 }, 5755 { 5756 "BriefDescription": "AK Egress (to CMS) Allocations : Common Mesh Stop - Far Side", 5757 "Counter": "0,1,2,3", 5758 "EventCode": "0x11", 5759 "EventName": "UNC_M2M_TxC_AK_INSERTS.CMS1", 5760 "Experimental": "1", 5761 "PerPkg": "1", 5762 "UMask": "0x2", 5763 "Unit": "M2M" 5764 }, 5765 { 5766 "BriefDescription": "AK Egress (to CMS) Allocations", 5767 "Counter": "0,1,2,3", 5768 "EventCode": "0x11", 5769 "EventName": "UNC_M2M_TxC_AK_INSERTS.PREF_RD_CAM_HIT", 5770 "Experimental": "1", 5771 "PerPkg": "1", 5772 "UMask": "0x40", 5773 "Unit": "M2M" 5774 }, 5775 { 5776 "BriefDescription": "AK Egress (to CMS) Allocations", 5777 "Counter": "0,1,2,3", 5778 "EventCode": "0x11", 5779 "EventName": "UNC_M2M_TxC_AK_INSERTS.RDCRD", 5780 "Experimental": "1", 5781 "PerPkg": "1", 5782 "UMask": "0x8", 5783 "Unit": "M2M" 5784 }, 5785 { 5786 "BriefDescription": "AK Egress (to CMS) Allocations", 5787 "Counter": "0,1,2,3", 5788 "EventCode": "0x11", 5789 "EventName": "UNC_M2M_TxC_AK_INSERTS.WRCMP", 5790 "Experimental": "1", 5791 "PerPkg": "1", 5792 "UMask": "0x20", 5793 "Unit": "M2M" 5794 }, 5795 { 5796 "BriefDescription": "AK Egress (to CMS) Allocations", 5797 "Counter": "0,1,2,3", 5798 "EventCode": "0x11", 5799 "EventName": "UNC_M2M_TxC_AK_INSERTS.WRCRD", 5800 "Experimental": "1", 5801 "PerPkg": "1", 5802 "UMask": "0x10", 5803 "Unit": "M2M" 5804 }, 5805 { 5806 "BriefDescription": "Cycles with No AK Egress (to CMS) Credits : Common Mesh Stop - Near Side", 5807 "Counter": "0,1,2,3", 5808 "EventCode": "0x1F", 5809 "EventName": "UNC_M2M_TxC_AK_NO_CREDIT_CYCLES.CMS0", 5810 "Experimental": "1", 5811 "PerPkg": "1", 5812 "UMask": "0x1", 5813 "Unit": "M2M" 5814 }, 5815 { 5816 "BriefDescription": "Cycles with No AK Egress (to CMS) Credits : Common Mesh Stop - Far Side", 5817 "Counter": "0,1,2,3", 5818 "EventCode": "0x1F", 5819 "EventName": "UNC_M2M_TxC_AK_NO_CREDIT_CYCLES.CMS1", 5820 "Experimental": "1", 5821 "PerPkg": "1", 5822 "UMask": "0x2", 5823 "Unit": "M2M" 5824 }, 5825 { 5826 "BriefDescription": "Cycles Stalled with No AK Egress (to CMS) Credits : Common Mesh Stop - Near Side", 5827 "Counter": "0,1,2,3", 5828 "EventCode": "0x20", 5829 "EventName": "UNC_M2M_TxC_AK_NO_CREDIT_STALLED.CMS0", 5830 "Experimental": "1", 5831 "PerPkg": "1", 5832 "UMask": "0x1", 5833 "Unit": "M2M" 5834 }, 5835 { 5836 "BriefDescription": "Cycles Stalled with No AK Egress (to CMS) Credits : Common Mesh Stop - Far Side", 5837 "Counter": "0,1,2,3", 5838 "EventCode": "0x20", 5839 "EventName": "UNC_M2M_TxC_AK_NO_CREDIT_STALLED.CMS1", 5840 "Experimental": "1", 5841 "PerPkg": "1", 5842 "UMask": "0x2", 5843 "Unit": "M2M" 5844 }, 5845 { 5846 "BriefDescription": "AK Egress (to CMS) Occupancy : All", 5847 "Counter": "0,1,2,3", 5848 "EventCode": "0x12", 5849 "EventName": "UNC_M2M_TxC_AK_OCCUPANCY.ALL", 5850 "Experimental": "1", 5851 "PerPkg": "1", 5852 "UMask": "0x3", 5853 "Unit": "M2M" 5854 }, 5855 { 5856 "BriefDescription": "AK Egress (to CMS) Occupancy : Common Mesh Stop - Near Side", 5857 "Counter": "0,1,2,3", 5858 "EventCode": "0x12", 5859 "EventName": "UNC_M2M_TxC_AK_OCCUPANCY.CMS0", 5860 "Experimental": "1", 5861 "PerPkg": "1", 5862 "UMask": "0x1", 5863 "Unit": "M2M" 5864 }, 5865 { 5866 "BriefDescription": "AK Egress (to CMS) Occupancy : Common Mesh Stop - Far Side", 5867 "Counter": "0,1,2,3", 5868 "EventCode": "0x12", 5869 "EventName": "UNC_M2M_TxC_AK_OCCUPANCY.CMS1", 5870 "Experimental": "1", 5871 "PerPkg": "1", 5872 "UMask": "0x2", 5873 "Unit": "M2M" 5874 }, 5875 { 5876 "BriefDescription": "AK Egress (to CMS) Occupancy", 5877 "Counter": "0,1,2,3", 5878 "EventCode": "0x12", 5879 "EventName": "UNC_M2M_TxC_AK_OCCUPANCY.RDCRD", 5880 "Experimental": "1", 5881 "PerPkg": "1", 5882 "UMask": "0x8", 5883 "Unit": "M2M" 5884 }, 5885 { 5886 "BriefDescription": "AK Egress (to CMS) Occupancy", 5887 "Counter": "0,1,2,3", 5888 "EventCode": "0x12", 5889 "EventName": "UNC_M2M_TxC_AK_OCCUPANCY.WRCMP", 5890 "Experimental": "1", 5891 "PerPkg": "1", 5892 "UMask": "0x20", 5893 "Unit": "M2M" 5894 }, 5895 { 5896 "BriefDescription": "AK Egress (to CMS) Occupancy", 5897 "Counter": "0,1,2,3", 5898 "EventCode": "0x12", 5899 "EventName": "UNC_M2M_TxC_AK_OCCUPANCY.WRCRD", 5900 "Experimental": "1", 5901 "PerPkg": "1", 5902 "UMask": "0x10", 5903 "Unit": "M2M" 5904 }, 5905 { 5906 "BriefDescription": "Outbound DRS Ring Transactions to Cache : Data to Cache", 5907 "Counter": "0,1,2,3", 5908 "EventCode": "0x40", 5909 "EventName": "UNC_M2M_TxC_BL.DRS_CACHE", 5910 "Experimental": "1", 5911 "PerPkg": "1", 5912 "UMask": "0x1", 5913 "Unit": "M2M" 5914 }, 5915 { 5916 "BriefDescription": "Outbound DRS Ring Transactions to Cache : Data to Core", 5917 "Counter": "0,1,2,3", 5918 "EventCode": "0x40", 5919 "EventName": "UNC_M2M_TxC_BL.DRS_CORE", 5920 "Experimental": "1", 5921 "PerPkg": "1", 5922 "UMask": "0x2", 5923 "Unit": "M2M" 5924 }, 5925 { 5926 "BriefDescription": "Outbound DRS Ring Transactions to Cache : Data to QPI", 5927 "Counter": "0,1,2,3", 5928 "EventCode": "0x40", 5929 "EventName": "UNC_M2M_TxC_BL.DRS_UPI", 5930 "Experimental": "1", 5931 "PerPkg": "1", 5932 "UMask": "0x4", 5933 "Unit": "M2M" 5934 }, 5935 { 5936 "BriefDescription": "BL Egress (to CMS) Credit Acquired : Common Mesh Stop - Near Side", 5937 "Counter": "0,1,2,3", 5938 "EventCode": "0x19", 5939 "EventName": "UNC_M2M_TxC_BL_CREDITS_ACQUIRED.CMS0", 5940 "Experimental": "1", 5941 "PerPkg": "1", 5942 "UMask": "0x1", 5943 "Unit": "M2M" 5944 }, 5945 { 5946 "BriefDescription": "BL Egress (to CMS) Credit Acquired : Common Mesh Stop - Far Side", 5947 "Counter": "0,1,2,3", 5948 "EventCode": "0x19", 5949 "EventName": "UNC_M2M_TxC_BL_CREDITS_ACQUIRED.CMS1", 5950 "Experimental": "1", 5951 "PerPkg": "1", 5952 "UMask": "0x2", 5953 "Unit": "M2M" 5954 }, 5955 { 5956 "BriefDescription": "BL Egress (to CMS) Full : All", 5957 "Counter": "0,1,2,3", 5958 "EventCode": "0x18", 5959 "EventName": "UNC_M2M_TxC_BL_CYCLES_FULL.ALL", 5960 "Experimental": "1", 5961 "PerPkg": "1", 5962 "UMask": "0x3", 5963 "Unit": "M2M" 5964 }, 5965 { 5966 "BriefDescription": "BL Egress (to CMS) Full : Common Mesh Stop - Near Side", 5967 "Counter": "0,1,2,3", 5968 "EventCode": "0x18", 5969 "EventName": "UNC_M2M_TxC_BL_CYCLES_FULL.CMS0", 5970 "Experimental": "1", 5971 "PerPkg": "1", 5972 "UMask": "0x1", 5973 "Unit": "M2M" 5974 }, 5975 { 5976 "BriefDescription": "BL Egress (to CMS) Full : Common Mesh Stop - Far Side", 5977 "Counter": "0,1,2,3", 5978 "EventCode": "0x18", 5979 "EventName": "UNC_M2M_TxC_BL_CYCLES_FULL.CMS1", 5980 "Experimental": "1", 5981 "PerPkg": "1", 5982 "UMask": "0x2", 5983 "Unit": "M2M" 5984 }, 5985 { 5986 "BriefDescription": "BL Egress (to CMS) Not Empty : All", 5987 "Counter": "0,1,2,3", 5988 "EventCode": "0x17", 5989 "EventName": "UNC_M2M_TxC_BL_CYCLES_NE.ALL", 5990 "Experimental": "1", 5991 "PerPkg": "1", 5992 "UMask": "0x3", 5993 "Unit": "M2M" 5994 }, 5995 { 5996 "BriefDescription": "BL Egress (to CMS) Not Empty : Common Mesh Stop - Near Side", 5997 "Counter": "0,1,2,3", 5998 "EventCode": "0x17", 5999 "EventName": "UNC_M2M_TxC_BL_CYCLES_NE.CMS0", 6000 "Experimental": "1", 6001 "PerPkg": "1", 6002 "UMask": "0x1", 6003 "Unit": "M2M" 6004 }, 6005 { 6006 "BriefDescription": "BL Egress (to CMS) Not Empty : Common Mesh Stop - Far Side", 6007 "Counter": "0,1,2,3", 6008 "EventCode": "0x17", 6009 "EventName": "UNC_M2M_TxC_BL_CYCLES_NE.CMS1", 6010 "Experimental": "1", 6011 "PerPkg": "1", 6012 "UMask": "0x2", 6013 "Unit": "M2M" 6014 }, 6015 { 6016 "BriefDescription": "BL Egress (to CMS) Allocations : All", 6017 "Counter": "0,1,2,3", 6018 "EventCode": "0x15", 6019 "EventName": "UNC_M2M_TxC_BL_INSERTS.ALL", 6020 "Experimental": "1", 6021 "PerPkg": "1", 6022 "UMask": "0x3", 6023 "Unit": "M2M" 6024 }, 6025 { 6026 "BriefDescription": "BL Egress (to CMS) Allocations : Common Mesh Stop - Near Side", 6027 "Counter": "0,1,2,3", 6028 "EventCode": "0x15", 6029 "EventName": "UNC_M2M_TxC_BL_INSERTS.CMS0", 6030 "Experimental": "1", 6031 "PerPkg": "1", 6032 "UMask": "0x1", 6033 "Unit": "M2M" 6034 }, 6035 { 6036 "BriefDescription": "BL Egress (to CMS) Allocations : Common Mesh Stop - Far Side", 6037 "Counter": "0,1,2,3", 6038 "EventCode": "0x15", 6039 "EventName": "UNC_M2M_TxC_BL_INSERTS.CMS1", 6040 "Experimental": "1", 6041 "PerPkg": "1", 6042 "UMask": "0x2", 6043 "Unit": "M2M" 6044 }, 6045 { 6046 "BriefDescription": "Cycles with No BL Egress (to CMS) Credits : Common Mesh Stop - Near Side", 6047 "Counter": "0,1,2,3", 6048 "EventCode": "0x1B", 6049 "EventName": "UNC_M2M_TxC_BL_NO_CREDIT_CYCLES.CMS0", 6050 "Experimental": "1", 6051 "PerPkg": "1", 6052 "UMask": "0x1", 6053 "Unit": "M2M" 6054 }, 6055 { 6056 "BriefDescription": "Cycles with No BL Egress (to CMS) Credits : Common Mesh Stop - Far Side", 6057 "Counter": "0,1,2,3", 6058 "EventCode": "0x1B", 6059 "EventName": "UNC_M2M_TxC_BL_NO_CREDIT_CYCLES.CMS1", 6060 "Experimental": "1", 6061 "PerPkg": "1", 6062 "UMask": "0x2", 6063 "Unit": "M2M" 6064 }, 6065 { 6066 "BriefDescription": "Cycles Stalled with No BL Egress (to CMS) Credits : Common Mesh Stop - Near Side", 6067 "Counter": "0,1,2,3", 6068 "EventCode": "0x1C", 6069 "EventName": "UNC_M2M_TxC_BL_NO_CREDIT_STALLED.CMS0", 6070 "Experimental": "1", 6071 "PerPkg": "1", 6072 "UMask": "0x1", 6073 "Unit": "M2M" 6074 }, 6075 { 6076 "BriefDescription": "Cycles Stalled with No BL Egress (to CMS) Credits : Common Mesh Stop - Far Side", 6077 "Counter": "0,1,2,3", 6078 "EventCode": "0x1C", 6079 "EventName": "UNC_M2M_TxC_BL_NO_CREDIT_STALLED.CMS1", 6080 "Experimental": "1", 6081 "PerPkg": "1", 6082 "UMask": "0x2", 6083 "Unit": "M2M" 6084 }, 6085 { 6086 "BriefDescription": "CMS Horizontal ADS Used : AD - All", 6087 "Counter": "0,1,2,3", 6088 "EventCode": "0xA6", 6089 "EventName": "UNC_M2M_TxR_HORZ_ADS_USED.AD_ALL", 6090 "Experimental": "1", 6091 "PerPkg": "1", 6092 "PublicDescription": "CMS Horizontal ADS Used : AD - All : Number of packets using the Horizontal Anti-Deadlock Slot, broken down by ring type and CMS Agent. : All == Credited + Uncredited", 6093 "UMask": "0x11", 6094 "Unit": "M2M" 6095 }, 6096 { 6097 "BriefDescription": "CMS Horizontal ADS Used : AD - Credited", 6098 "Counter": "0,1,2,3", 6099 "EventCode": "0xA6", 6100 "EventName": "UNC_M2M_TxR_HORZ_ADS_USED.AD_CRD", 6101 "Experimental": "1", 6102 "PerPkg": "1", 6103 "PublicDescription": "CMS Horizontal ADS Used : AD - Credited : Number of packets using the Horizontal Anti-Deadlock Slot, broken down by ring type and CMS Agent.", 6104 "UMask": "0x10", 6105 "Unit": "M2M" 6106 }, 6107 { 6108 "BriefDescription": "CMS Horizontal ADS Used : AD - Uncredited", 6109 "Counter": "0,1,2,3", 6110 "EventCode": "0xA6", 6111 "EventName": "UNC_M2M_TxR_HORZ_ADS_USED.AD_UNCRD", 6112 "Experimental": "1", 6113 "PerPkg": "1", 6114 "PublicDescription": "CMS Horizontal ADS Used : AD - Uncredited : Number of packets using the Horizontal Anti-Deadlock Slot, broken down by ring type and CMS Agent.", 6115 "UMask": "0x1", 6116 "Unit": "M2M" 6117 }, 6118 { 6119 "BriefDescription": "CMS Horizontal ADS Used : BL - All", 6120 "Counter": "0,1,2,3", 6121 "EventCode": "0xA6", 6122 "EventName": "UNC_M2M_TxR_HORZ_ADS_USED.BL_ALL", 6123 "Experimental": "1", 6124 "PerPkg": "1", 6125 "PublicDescription": "CMS Horizontal ADS Used : BL - All : Number of packets using the Horizontal Anti-Deadlock Slot, broken down by ring type and CMS Agent. : All == Credited + Uncredited", 6126 "UMask": "0x44", 6127 "Unit": "M2M" 6128 }, 6129 { 6130 "BriefDescription": "CMS Horizontal ADS Used : BL - Credited", 6131 "Counter": "0,1,2,3", 6132 "EventCode": "0xA6", 6133 "EventName": "UNC_M2M_TxR_HORZ_ADS_USED.BL_CRD", 6134 "Experimental": "1", 6135 "PerPkg": "1", 6136 "PublicDescription": "CMS Horizontal ADS Used : BL - Credited : Number of packets using the Horizontal Anti-Deadlock Slot, broken down by ring type and CMS Agent.", 6137 "UMask": "0x40", 6138 "Unit": "M2M" 6139 }, 6140 { 6141 "BriefDescription": "CMS Horizontal ADS Used : BL - Uncredited", 6142 "Counter": "0,1,2,3", 6143 "EventCode": "0xA6", 6144 "EventName": "UNC_M2M_TxR_HORZ_ADS_USED.BL_UNCRD", 6145 "Experimental": "1", 6146 "PerPkg": "1", 6147 "PublicDescription": "CMS Horizontal ADS Used : BL - Uncredited : Number of packets using the Horizontal Anti-Deadlock Slot, broken down by ring type and CMS Agent.", 6148 "UMask": "0x4", 6149 "Unit": "M2M" 6150 }, 6151 { 6152 "BriefDescription": "CMS Horizontal Bypass Used : AD - All", 6153 "Counter": "0,1,2,3", 6154 "EventCode": "0xA7", 6155 "EventName": "UNC_M2M_TxR_HORZ_BYPASS.AD_ALL", 6156 "Experimental": "1", 6157 "PerPkg": "1", 6158 "PublicDescription": "CMS Horizontal Bypass Used : AD - All : Number of packets bypassing the Horizontal Egress, broken down by ring type and CMS Agent. : All == Credited + Uncredited", 6159 "UMask": "0x11", 6160 "Unit": "M2M" 6161 }, 6162 { 6163 "BriefDescription": "CMS Horizontal Bypass Used : AD - Credited", 6164 "Counter": "0,1,2,3", 6165 "EventCode": "0xA7", 6166 "EventName": "UNC_M2M_TxR_HORZ_BYPASS.AD_CRD", 6167 "Experimental": "1", 6168 "PerPkg": "1", 6169 "PublicDescription": "CMS Horizontal Bypass Used : AD - Credited : Number of packets bypassing the Horizontal Egress, broken down by ring type and CMS Agent.", 6170 "UMask": "0x10", 6171 "Unit": "M2M" 6172 }, 6173 { 6174 "BriefDescription": "CMS Horizontal Bypass Used : AD - Uncredited", 6175 "Counter": "0,1,2,3", 6176 "EventCode": "0xA7", 6177 "EventName": "UNC_M2M_TxR_HORZ_BYPASS.AD_UNCRD", 6178 "Experimental": "1", 6179 "PerPkg": "1", 6180 "PublicDescription": "CMS Horizontal Bypass Used : AD - Uncredited : Number of packets bypassing the Horizontal Egress, broken down by ring type and CMS Agent.", 6181 "UMask": "0x1", 6182 "Unit": "M2M" 6183 }, 6184 { 6185 "BriefDescription": "CMS Horizontal Bypass Used : AK", 6186 "Counter": "0,1,2,3", 6187 "EventCode": "0xA7", 6188 "EventName": "UNC_M2M_TxR_HORZ_BYPASS.AK", 6189 "Experimental": "1", 6190 "PerPkg": "1", 6191 "PublicDescription": "CMS Horizontal Bypass Used : AK : Number of packets bypassing the Horizontal Egress, broken down by ring type and CMS Agent.", 6192 "UMask": "0x2", 6193 "Unit": "M2M" 6194 }, 6195 { 6196 "BriefDescription": "CMS Horizontal Bypass Used : AKC - Uncredited", 6197 "Counter": "0,1,2,3", 6198 "EventCode": "0xA7", 6199 "EventName": "UNC_M2M_TxR_HORZ_BYPASS.AKC_UNCRD", 6200 "Experimental": "1", 6201 "PerPkg": "1", 6202 "PublicDescription": "CMS Horizontal Bypass Used : AKC - Uncredited : Number of packets bypassing the Horizontal Egress, broken down by ring type and CMS Agent.", 6203 "UMask": "0x80", 6204 "Unit": "M2M" 6205 }, 6206 { 6207 "BriefDescription": "CMS Horizontal Bypass Used : BL - All", 6208 "Counter": "0,1,2,3", 6209 "EventCode": "0xA7", 6210 "EventName": "UNC_M2M_TxR_HORZ_BYPASS.BL_ALL", 6211 "Experimental": "1", 6212 "PerPkg": "1", 6213 "PublicDescription": "CMS Horizontal Bypass Used : BL - All : Number of packets bypassing the Horizontal Egress, broken down by ring type and CMS Agent. : All == Credited + Uncredited", 6214 "UMask": "0x44", 6215 "Unit": "M2M" 6216 }, 6217 { 6218 "BriefDescription": "CMS Horizontal Bypass Used : BL - Credited", 6219 "Counter": "0,1,2,3", 6220 "EventCode": "0xA7", 6221 "EventName": "UNC_M2M_TxR_HORZ_BYPASS.BL_CRD", 6222 "Experimental": "1", 6223 "PerPkg": "1", 6224 "PublicDescription": "CMS Horizontal Bypass Used : BL - Credited : Number of packets bypassing the Horizontal Egress, broken down by ring type and CMS Agent.", 6225 "UMask": "0x40", 6226 "Unit": "M2M" 6227 }, 6228 { 6229 "BriefDescription": "CMS Horizontal Bypass Used : BL - Uncredited", 6230 "Counter": "0,1,2,3", 6231 "EventCode": "0xA7", 6232 "EventName": "UNC_M2M_TxR_HORZ_BYPASS.BL_UNCRD", 6233 "Experimental": "1", 6234 "PerPkg": "1", 6235 "PublicDescription": "CMS Horizontal Bypass Used : BL - Uncredited : Number of packets bypassing the Horizontal Egress, broken down by ring type and CMS Agent.", 6236 "UMask": "0x4", 6237 "Unit": "M2M" 6238 }, 6239 { 6240 "BriefDescription": "CMS Horizontal Bypass Used : IV", 6241 "Counter": "0,1,2,3", 6242 "EventCode": "0xA7", 6243 "EventName": "UNC_M2M_TxR_HORZ_BYPASS.IV", 6244 "Experimental": "1", 6245 "PerPkg": "1", 6246 "PublicDescription": "CMS Horizontal Bypass Used : IV : Number of packets bypassing the Horizontal Egress, broken down by ring type and CMS Agent.", 6247 "UMask": "0x8", 6248 "Unit": "M2M" 6249 }, 6250 { 6251 "BriefDescription": "Cycles CMS Horizontal Egress Queue is Full : AD - All", 6252 "Counter": "0,1,2,3", 6253 "EventCode": "0xA2", 6254 "EventName": "UNC_M2M_TxR_HORZ_CYCLES_FULL.AD_ALL", 6255 "Experimental": "1", 6256 "PerPkg": "1", 6257 "PublicDescription": "Cycles CMS Horizontal Egress Queue is Full : AD - All : Cycles the Transgress buffers in the Common Mesh Stop are Full. The egress is used to queue up requests destined for the Horizontal Ring on the Mesh. : All == Credited + Uncredited", 6258 "UMask": "0x11", 6259 "Unit": "M2M" 6260 }, 6261 { 6262 "BriefDescription": "Cycles CMS Horizontal Egress Queue is Full : AD - Credited", 6263 "Counter": "0,1,2,3", 6264 "EventCode": "0xA2", 6265 "EventName": "UNC_M2M_TxR_HORZ_CYCLES_FULL.AD_CRD", 6266 "Experimental": "1", 6267 "PerPkg": "1", 6268 "PublicDescription": "Cycles CMS Horizontal Egress Queue is Full : AD - Credited : Cycles the Transgress buffers in the Common Mesh Stop are Full. The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.", 6269 "UMask": "0x10", 6270 "Unit": "M2M" 6271 }, 6272 { 6273 "BriefDescription": "Cycles CMS Horizontal Egress Queue is Full : AD - Uncredited", 6274 "Counter": "0,1,2,3", 6275 "EventCode": "0xA2", 6276 "EventName": "UNC_M2M_TxR_HORZ_CYCLES_FULL.AD_UNCRD", 6277 "Experimental": "1", 6278 "PerPkg": "1", 6279 "PublicDescription": "Cycles CMS Horizontal Egress Queue is Full : AD - Uncredited : Cycles the Transgress buffers in the Common Mesh Stop are Full. The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.", 6280 "UMask": "0x1", 6281 "Unit": "M2M" 6282 }, 6283 { 6284 "BriefDescription": "Cycles CMS Horizontal Egress Queue is Full : AK", 6285 "Counter": "0,1,2,3", 6286 "EventCode": "0xA2", 6287 "EventName": "UNC_M2M_TxR_HORZ_CYCLES_FULL.AK", 6288 "Experimental": "1", 6289 "PerPkg": "1", 6290 "PublicDescription": "Cycles CMS Horizontal Egress Queue is Full : AK : Cycles the Transgress buffers in the Common Mesh Stop are Full. The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.", 6291 "UMask": "0x2", 6292 "Unit": "M2M" 6293 }, 6294 { 6295 "BriefDescription": "Cycles CMS Horizontal Egress Queue is Full : AKC - Uncredited", 6296 "Counter": "0,1,2,3", 6297 "EventCode": "0xA2", 6298 "EventName": "UNC_M2M_TxR_HORZ_CYCLES_FULL.AKC_UNCRD", 6299 "Experimental": "1", 6300 "PerPkg": "1", 6301 "PublicDescription": "Cycles CMS Horizontal Egress Queue is Full : AKC - Uncredited : Cycles the Transgress buffers in the Common Mesh Stop are Full. The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.", 6302 "UMask": "0x80", 6303 "Unit": "M2M" 6304 }, 6305 { 6306 "BriefDescription": "Cycles CMS Horizontal Egress Queue is Full : BL - All", 6307 "Counter": "0,1,2,3", 6308 "EventCode": "0xA2", 6309 "EventName": "UNC_M2M_TxR_HORZ_CYCLES_FULL.BL_ALL", 6310 "Experimental": "1", 6311 "PerPkg": "1", 6312 "PublicDescription": "Cycles CMS Horizontal Egress Queue is Full : BL - All : Cycles the Transgress buffers in the Common Mesh Stop are Full. The egress is used to queue up requests destined for the Horizontal Ring on the Mesh. : All == Credited + Uncredited", 6313 "UMask": "0x44", 6314 "Unit": "M2M" 6315 }, 6316 { 6317 "BriefDescription": "Cycles CMS Horizontal Egress Queue is Full : BL - Credited", 6318 "Counter": "0,1,2,3", 6319 "EventCode": "0xA2", 6320 "EventName": "UNC_M2M_TxR_HORZ_CYCLES_FULL.BL_CRD", 6321 "Experimental": "1", 6322 "PerPkg": "1", 6323 "PublicDescription": "Cycles CMS Horizontal Egress Queue is Full : BL - Credited : Cycles the Transgress buffers in the Common Mesh Stop are Full. The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.", 6324 "UMask": "0x40", 6325 "Unit": "M2M" 6326 }, 6327 { 6328 "BriefDescription": "Cycles CMS Horizontal Egress Queue is Full : BL - Uncredited", 6329 "Counter": "0,1,2,3", 6330 "EventCode": "0xA2", 6331 "EventName": "UNC_M2M_TxR_HORZ_CYCLES_FULL.BL_UNCRD", 6332 "Experimental": "1", 6333 "PerPkg": "1", 6334 "PublicDescription": "Cycles CMS Horizontal Egress Queue is Full : BL - Uncredited : Cycles the Transgress buffers in the Common Mesh Stop are Full. The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.", 6335 "UMask": "0x4", 6336 "Unit": "M2M" 6337 }, 6338 { 6339 "BriefDescription": "Cycles CMS Horizontal Egress Queue is Full : IV", 6340 "Counter": "0,1,2,3", 6341 "EventCode": "0xA2", 6342 "EventName": "UNC_M2M_TxR_HORZ_CYCLES_FULL.IV", 6343 "Experimental": "1", 6344 "PerPkg": "1", 6345 "PublicDescription": "Cycles CMS Horizontal Egress Queue is Full : IV : Cycles the Transgress buffers in the Common Mesh Stop are Full. The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.", 6346 "UMask": "0x8", 6347 "Unit": "M2M" 6348 }, 6349 { 6350 "BriefDescription": "Cycles CMS Horizontal Egress Queue is Not Empty : AD - All", 6351 "Counter": "0,1,2,3", 6352 "EventCode": "0xA3", 6353 "EventName": "UNC_M2M_TxR_HORZ_CYCLES_NE.AD_ALL", 6354 "Experimental": "1", 6355 "PerPkg": "1", 6356 "PublicDescription": "Cycles CMS Horizontal Egress Queue is Not Empty : AD - All : Cycles the Transgress buffers in the Common Mesh Stop are Not-Empty. The egress is used to queue up requests destined for the Horizontal Ring on the Mesh. : All == Credited + Uncredited", 6357 "UMask": "0x11", 6358 "Unit": "M2M" 6359 }, 6360 { 6361 "BriefDescription": "Cycles CMS Horizontal Egress Queue is Not Empty : AD - Credited", 6362 "Counter": "0,1,2,3", 6363 "EventCode": "0xA3", 6364 "EventName": "UNC_M2M_TxR_HORZ_CYCLES_NE.AD_CRD", 6365 "Experimental": "1", 6366 "PerPkg": "1", 6367 "PublicDescription": "Cycles CMS Horizontal Egress Queue is Not Empty : AD - Credited : Cycles the Transgress buffers in the Common Mesh Stop are Not-Empty. The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.", 6368 "UMask": "0x10", 6369 "Unit": "M2M" 6370 }, 6371 { 6372 "BriefDescription": "Cycles CMS Horizontal Egress Queue is Not Empty : AD - Uncredited", 6373 "Counter": "0,1,2,3", 6374 "EventCode": "0xA3", 6375 "EventName": "UNC_M2M_TxR_HORZ_CYCLES_NE.AD_UNCRD", 6376 "Experimental": "1", 6377 "PerPkg": "1", 6378 "PublicDescription": "Cycles CMS Horizontal Egress Queue is Not Empty : AD - Uncredited : Cycles the Transgress buffers in the Common Mesh Stop are Not-Empty. The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.", 6379 "UMask": "0x1", 6380 "Unit": "M2M" 6381 }, 6382 { 6383 "BriefDescription": "Cycles CMS Horizontal Egress Queue is Not Empty : AK", 6384 "Counter": "0,1,2,3", 6385 "EventCode": "0xA3", 6386 "EventName": "UNC_M2M_TxR_HORZ_CYCLES_NE.AK", 6387 "Experimental": "1", 6388 "PerPkg": "1", 6389 "PublicDescription": "Cycles CMS Horizontal Egress Queue is Not Empty : AK : Cycles the Transgress buffers in the Common Mesh Stop are Not-Empty. The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.", 6390 "UMask": "0x2", 6391 "Unit": "M2M" 6392 }, 6393 { 6394 "BriefDescription": "Cycles CMS Horizontal Egress Queue is Not Empty : AKC - Uncredited", 6395 "Counter": "0,1,2,3", 6396 "EventCode": "0xA3", 6397 "EventName": "UNC_M2M_TxR_HORZ_CYCLES_NE.AKC_UNCRD", 6398 "Experimental": "1", 6399 "PerPkg": "1", 6400 "PublicDescription": "Cycles CMS Horizontal Egress Queue is Not Empty : AKC - Uncredited : Cycles the Transgress buffers in the Common Mesh Stop are Not-Empty. The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.", 6401 "UMask": "0x80", 6402 "Unit": "M2M" 6403 }, 6404 { 6405 "BriefDescription": "Cycles CMS Horizontal Egress Queue is Not Empty : BL - All", 6406 "Counter": "0,1,2,3", 6407 "EventCode": "0xA3", 6408 "EventName": "UNC_M2M_TxR_HORZ_CYCLES_NE.BL_ALL", 6409 "Experimental": "1", 6410 "PerPkg": "1", 6411 "PublicDescription": "Cycles CMS Horizontal Egress Queue is Not Empty : BL - All : Cycles the Transgress buffers in the Common Mesh Stop are Not-Empty. The egress is used to queue up requests destined for the Horizontal Ring on the Mesh. : All == Credited + Uncredited", 6412 "UMask": "0x44", 6413 "Unit": "M2M" 6414 }, 6415 { 6416 "BriefDescription": "Cycles CMS Horizontal Egress Queue is Not Empty : BL - Credited", 6417 "Counter": "0,1,2,3", 6418 "EventCode": "0xA3", 6419 "EventName": "UNC_M2M_TxR_HORZ_CYCLES_NE.BL_CRD", 6420 "Experimental": "1", 6421 "PerPkg": "1", 6422 "PublicDescription": "Cycles CMS Horizontal Egress Queue is Not Empty : BL - Credited : Cycles the Transgress buffers in the Common Mesh Stop are Not-Empty. The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.", 6423 "UMask": "0x40", 6424 "Unit": "M2M" 6425 }, 6426 { 6427 "BriefDescription": "Cycles CMS Horizontal Egress Queue is Not Empty : BL - Uncredited", 6428 "Counter": "0,1,2,3", 6429 "EventCode": "0xA3", 6430 "EventName": "UNC_M2M_TxR_HORZ_CYCLES_NE.BL_UNCRD", 6431 "Experimental": "1", 6432 "PerPkg": "1", 6433 "PublicDescription": "Cycles CMS Horizontal Egress Queue is Not Empty : BL - Uncredited : Cycles the Transgress buffers in the Common Mesh Stop are Not-Empty. The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.", 6434 "UMask": "0x4", 6435 "Unit": "M2M" 6436 }, 6437 { 6438 "BriefDescription": "Cycles CMS Horizontal Egress Queue is Not Empty : IV", 6439 "Counter": "0,1,2,3", 6440 "EventCode": "0xA3", 6441 "EventName": "UNC_M2M_TxR_HORZ_CYCLES_NE.IV", 6442 "Experimental": "1", 6443 "PerPkg": "1", 6444 "PublicDescription": "Cycles CMS Horizontal Egress Queue is Not Empty : IV : Cycles the Transgress buffers in the Common Mesh Stop are Not-Empty. The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.", 6445 "UMask": "0x8", 6446 "Unit": "M2M" 6447 }, 6448 { 6449 "BriefDescription": "CMS Horizontal Egress Inserts : AD - All", 6450 "Counter": "0,1,2,3", 6451 "EventCode": "0xA1", 6452 "EventName": "UNC_M2M_TxR_HORZ_INSERTS.AD_ALL", 6453 "Experimental": "1", 6454 "PerPkg": "1", 6455 "PublicDescription": "CMS Horizontal Egress Inserts : AD - All : Number of allocations into the Transgress buffers in the Common Mesh Stop The egress is used to queue up requests destined for the Horizontal Ring on the Mesh. : All == Credited + Uncredited", 6456 "UMask": "0x11", 6457 "Unit": "M2M" 6458 }, 6459 { 6460 "BriefDescription": "CMS Horizontal Egress Inserts : AD - Credited", 6461 "Counter": "0,1,2,3", 6462 "EventCode": "0xA1", 6463 "EventName": "UNC_M2M_TxR_HORZ_INSERTS.AD_CRD", 6464 "Experimental": "1", 6465 "PerPkg": "1", 6466 "PublicDescription": "CMS Horizontal Egress Inserts : AD - Credited : Number of allocations into the Transgress buffers in the Common Mesh Stop The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.", 6467 "UMask": "0x10", 6468 "Unit": "M2M" 6469 }, 6470 { 6471 "BriefDescription": "CMS Horizontal Egress Inserts : AD - Uncredited", 6472 "Counter": "0,1,2,3", 6473 "EventCode": "0xA1", 6474 "EventName": "UNC_M2M_TxR_HORZ_INSERTS.AD_UNCRD", 6475 "Experimental": "1", 6476 "PerPkg": "1", 6477 "PublicDescription": "CMS Horizontal Egress Inserts : AD - Uncredited : Number of allocations into the Transgress buffers in the Common Mesh Stop The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.", 6478 "UMask": "0x1", 6479 "Unit": "M2M" 6480 }, 6481 { 6482 "BriefDescription": "CMS Horizontal Egress Inserts : AK", 6483 "Counter": "0,1,2,3", 6484 "EventCode": "0xA1", 6485 "EventName": "UNC_M2M_TxR_HORZ_INSERTS.AK", 6486 "Experimental": "1", 6487 "PerPkg": "1", 6488 "PublicDescription": "CMS Horizontal Egress Inserts : AK : Number of allocations into the Transgress buffers in the Common Mesh Stop The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.", 6489 "UMask": "0x2", 6490 "Unit": "M2M" 6491 }, 6492 { 6493 "BriefDescription": "CMS Horizontal Egress Inserts : AKC - Uncredited", 6494 "Counter": "0,1,2,3", 6495 "EventCode": "0xA1", 6496 "EventName": "UNC_M2M_TxR_HORZ_INSERTS.AKC_UNCRD", 6497 "Experimental": "1", 6498 "PerPkg": "1", 6499 "PublicDescription": "CMS Horizontal Egress Inserts : AKC - Uncredited : Number of allocations into the Transgress buffers in the Common Mesh Stop The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.", 6500 "UMask": "0x80", 6501 "Unit": "M2M" 6502 }, 6503 { 6504 "BriefDescription": "CMS Horizontal Egress Inserts : BL - All", 6505 "Counter": "0,1,2,3", 6506 "EventCode": "0xA1", 6507 "EventName": "UNC_M2M_TxR_HORZ_INSERTS.BL_ALL", 6508 "Experimental": "1", 6509 "PerPkg": "1", 6510 "PublicDescription": "CMS Horizontal Egress Inserts : BL - All : Number of allocations into the Transgress buffers in the Common Mesh Stop The egress is used to queue up requests destined for the Horizontal Ring on the Mesh. : All == Credited + Uncredited", 6511 "UMask": "0x44", 6512 "Unit": "M2M" 6513 }, 6514 { 6515 "BriefDescription": "CMS Horizontal Egress Inserts : BL - Credited", 6516 "Counter": "0,1,2,3", 6517 "EventCode": "0xA1", 6518 "EventName": "UNC_M2M_TxR_HORZ_INSERTS.BL_CRD", 6519 "Experimental": "1", 6520 "PerPkg": "1", 6521 "PublicDescription": "CMS Horizontal Egress Inserts : BL - Credited : Number of allocations into the Transgress buffers in the Common Mesh Stop The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.", 6522 "UMask": "0x40", 6523 "Unit": "M2M" 6524 }, 6525 { 6526 "BriefDescription": "CMS Horizontal Egress Inserts : BL - Uncredited", 6527 "Counter": "0,1,2,3", 6528 "EventCode": "0xA1", 6529 "EventName": "UNC_M2M_TxR_HORZ_INSERTS.BL_UNCRD", 6530 "Experimental": "1", 6531 "PerPkg": "1", 6532 "PublicDescription": "CMS Horizontal Egress Inserts : BL - Uncredited : Number of allocations into the Transgress buffers in the Common Mesh Stop The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.", 6533 "UMask": "0x4", 6534 "Unit": "M2M" 6535 }, 6536 { 6537 "BriefDescription": "CMS Horizontal Egress Inserts : IV", 6538 "Counter": "0,1,2,3", 6539 "EventCode": "0xA1", 6540 "EventName": "UNC_M2M_TxR_HORZ_INSERTS.IV", 6541 "Experimental": "1", 6542 "PerPkg": "1", 6543 "PublicDescription": "CMS Horizontal Egress Inserts : IV : Number of allocations into the Transgress buffers in the Common Mesh Stop The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.", 6544 "UMask": "0x8", 6545 "Unit": "M2M" 6546 }, 6547 { 6548 "BriefDescription": "CMS Horizontal Egress NACKs : AD - All", 6549 "Counter": "0,1,2,3", 6550 "EventCode": "0xA4", 6551 "EventName": "UNC_M2M_TxR_HORZ_NACK.AD_ALL", 6552 "Experimental": "1", 6553 "PerPkg": "1", 6554 "PublicDescription": "CMS Horizontal Egress NACKs : AD - All : Counts number of Egress packets NACK'ed on to the Horizontal Ring : All == Credited + Uncredited", 6555 "UMask": "0x11", 6556 "Unit": "M2M" 6557 }, 6558 { 6559 "BriefDescription": "CMS Horizontal Egress NACKs : AD - Credited", 6560 "Counter": "0,1,2,3", 6561 "EventCode": "0xA4", 6562 "EventName": "UNC_M2M_TxR_HORZ_NACK.AD_CRD", 6563 "Experimental": "1", 6564 "PerPkg": "1", 6565 "PublicDescription": "CMS Horizontal Egress NACKs : AD - Credited : Counts number of Egress packets NACK'ed on to the Horizontal Ring", 6566 "UMask": "0x10", 6567 "Unit": "M2M" 6568 }, 6569 { 6570 "BriefDescription": "CMS Horizontal Egress NACKs : AD - Uncredited", 6571 "Counter": "0,1,2,3", 6572 "EventCode": "0xA4", 6573 "EventName": "UNC_M2M_TxR_HORZ_NACK.AD_UNCRD", 6574 "Experimental": "1", 6575 "PerPkg": "1", 6576 "PublicDescription": "CMS Horizontal Egress NACKs : AD - Uncredited : Counts number of Egress packets NACK'ed on to the Horizontal Ring", 6577 "UMask": "0x1", 6578 "Unit": "M2M" 6579 }, 6580 { 6581 "BriefDescription": "CMS Horizontal Egress NACKs : AK", 6582 "Counter": "0,1,2,3", 6583 "EventCode": "0xA4", 6584 "EventName": "UNC_M2M_TxR_HORZ_NACK.AK", 6585 "Experimental": "1", 6586 "PerPkg": "1", 6587 "PublicDescription": "CMS Horizontal Egress NACKs : AK : Counts number of Egress packets NACK'ed on to the Horizontal Ring", 6588 "UMask": "0x2", 6589 "Unit": "M2M" 6590 }, 6591 { 6592 "BriefDescription": "CMS Horizontal Egress NACKs : AKC - Uncredited", 6593 "Counter": "0,1,2,3", 6594 "EventCode": "0xA4", 6595 "EventName": "UNC_M2M_TxR_HORZ_NACK.AKC_UNCRD", 6596 "Experimental": "1", 6597 "PerPkg": "1", 6598 "PublicDescription": "CMS Horizontal Egress NACKs : AKC - Uncredited : Counts number of Egress packets NACK'ed on to the Horizontal Ring", 6599 "UMask": "0x80", 6600 "Unit": "M2M" 6601 }, 6602 { 6603 "BriefDescription": "CMS Horizontal Egress NACKs : BL - All", 6604 "Counter": "0,1,2,3", 6605 "EventCode": "0xA4", 6606 "EventName": "UNC_M2M_TxR_HORZ_NACK.BL_ALL", 6607 "Experimental": "1", 6608 "PerPkg": "1", 6609 "PublicDescription": "CMS Horizontal Egress NACKs : BL - All : Counts number of Egress packets NACK'ed on to the Horizontal Ring : All == Credited + Uncredited", 6610 "UMask": "0x44", 6611 "Unit": "M2M" 6612 }, 6613 { 6614 "BriefDescription": "CMS Horizontal Egress NACKs : BL - Credited", 6615 "Counter": "0,1,2,3", 6616 "EventCode": "0xA4", 6617 "EventName": "UNC_M2M_TxR_HORZ_NACK.BL_CRD", 6618 "Experimental": "1", 6619 "PerPkg": "1", 6620 "PublicDescription": "CMS Horizontal Egress NACKs : BL - Credited : Counts number of Egress packets NACK'ed on to the Horizontal Ring", 6621 "UMask": "0x40", 6622 "Unit": "M2M" 6623 }, 6624 { 6625 "BriefDescription": "CMS Horizontal Egress NACKs : BL - Uncredited", 6626 "Counter": "0,1,2,3", 6627 "EventCode": "0xA4", 6628 "EventName": "UNC_M2M_TxR_HORZ_NACK.BL_UNCRD", 6629 "Experimental": "1", 6630 "PerPkg": "1", 6631 "PublicDescription": "CMS Horizontal Egress NACKs : BL - Uncredited : Counts number of Egress packets NACK'ed on to the Horizontal Ring", 6632 "UMask": "0x4", 6633 "Unit": "M2M" 6634 }, 6635 { 6636 "BriefDescription": "CMS Horizontal Egress NACKs : IV", 6637 "Counter": "0,1,2,3", 6638 "EventCode": "0xA4", 6639 "EventName": "UNC_M2M_TxR_HORZ_NACK.IV", 6640 "Experimental": "1", 6641 "PerPkg": "1", 6642 "PublicDescription": "CMS Horizontal Egress NACKs : IV : Counts number of Egress packets NACK'ed on to the Horizontal Ring", 6643 "UMask": "0x8", 6644 "Unit": "M2M" 6645 }, 6646 { 6647 "BriefDescription": "CMS Horizontal Egress Occupancy : AD - All", 6648 "Counter": "0,1,2,3", 6649 "EventCode": "0xA0", 6650 "EventName": "UNC_M2M_TxR_HORZ_OCCUPANCY.AD_ALL", 6651 "Experimental": "1", 6652 "PerPkg": "1", 6653 "PublicDescription": "CMS Horizontal Egress Occupancy : AD - All : Occupancy event for the Transgress buffers in the Common Mesh Stop The egress is used to queue up requests destined for the Horizontal Ring on the Mesh. : All == Credited + Uncredited", 6654 "UMask": "0x11", 6655 "Unit": "M2M" 6656 }, 6657 { 6658 "BriefDescription": "CMS Horizontal Egress Occupancy : AD - Credited", 6659 "Counter": "0,1,2,3", 6660 "EventCode": "0xA0", 6661 "EventName": "UNC_M2M_TxR_HORZ_OCCUPANCY.AD_CRD", 6662 "Experimental": "1", 6663 "PerPkg": "1", 6664 "PublicDescription": "CMS Horizontal Egress Occupancy : AD - Credited : Occupancy event for the Transgress buffers in the Common Mesh Stop The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.", 6665 "UMask": "0x10", 6666 "Unit": "M2M" 6667 }, 6668 { 6669 "BriefDescription": "CMS Horizontal Egress Occupancy : AD - Uncredited", 6670 "Counter": "0,1,2,3", 6671 "EventCode": "0xA0", 6672 "EventName": "UNC_M2M_TxR_HORZ_OCCUPANCY.AD_UNCRD", 6673 "Experimental": "1", 6674 "PerPkg": "1", 6675 "PublicDescription": "CMS Horizontal Egress Occupancy : AD - Uncredited : Occupancy event for the Transgress buffers in the Common Mesh Stop The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.", 6676 "UMask": "0x1", 6677 "Unit": "M2M" 6678 }, 6679 { 6680 "BriefDescription": "CMS Horizontal Egress Occupancy : AK", 6681 "Counter": "0,1,2,3", 6682 "EventCode": "0xA0", 6683 "EventName": "UNC_M2M_TxR_HORZ_OCCUPANCY.AK", 6684 "Experimental": "1", 6685 "PerPkg": "1", 6686 "PublicDescription": "CMS Horizontal Egress Occupancy : AK : Occupancy event for the Transgress buffers in the Common Mesh Stop The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.", 6687 "UMask": "0x2", 6688 "Unit": "M2M" 6689 }, 6690 { 6691 "BriefDescription": "CMS Horizontal Egress Occupancy : AKC - Uncredited", 6692 "Counter": "0,1,2,3", 6693 "EventCode": "0xA0", 6694 "EventName": "UNC_M2M_TxR_HORZ_OCCUPANCY.AKC_UNCRD", 6695 "Experimental": "1", 6696 "PerPkg": "1", 6697 "PublicDescription": "CMS Horizontal Egress Occupancy : AKC - Uncredited : Occupancy event for the Transgress buffers in the Common Mesh Stop The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.", 6698 "UMask": "0x80", 6699 "Unit": "M2M" 6700 }, 6701 { 6702 "BriefDescription": "CMS Horizontal Egress Occupancy : BL - All", 6703 "Counter": "0,1,2,3", 6704 "EventCode": "0xA0", 6705 "EventName": "UNC_M2M_TxR_HORZ_OCCUPANCY.BL_ALL", 6706 "Experimental": "1", 6707 "PerPkg": "1", 6708 "PublicDescription": "CMS Horizontal Egress Occupancy : BL - All : Occupancy event for the Transgress buffers in the Common Mesh Stop The egress is used to queue up requests destined for the Horizontal Ring on the Mesh. : All == Credited + Uncredited", 6709 "UMask": "0x44", 6710 "Unit": "M2M" 6711 }, 6712 { 6713 "BriefDescription": "CMS Horizontal Egress Occupancy : BL - Credited", 6714 "Counter": "0,1,2,3", 6715 "EventCode": "0xA0", 6716 "EventName": "UNC_M2M_TxR_HORZ_OCCUPANCY.BL_CRD", 6717 "Experimental": "1", 6718 "PerPkg": "1", 6719 "PublicDescription": "CMS Horizontal Egress Occupancy : BL - Credited : Occupancy event for the Transgress buffers in the Common Mesh Stop The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.", 6720 "UMask": "0x40", 6721 "Unit": "M2M" 6722 }, 6723 { 6724 "BriefDescription": "CMS Horizontal Egress Occupancy : BL - Uncredited", 6725 "Counter": "0,1,2,3", 6726 "EventCode": "0xA0", 6727 "EventName": "UNC_M2M_TxR_HORZ_OCCUPANCY.BL_UNCRD", 6728 "Experimental": "1", 6729 "PerPkg": "1", 6730 "PublicDescription": "CMS Horizontal Egress Occupancy : BL - Uncredited : Occupancy event for the Transgress buffers in the Common Mesh Stop The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.", 6731 "UMask": "0x4", 6732 "Unit": "M2M" 6733 }, 6734 { 6735 "BriefDescription": "CMS Horizontal Egress Occupancy : IV", 6736 "Counter": "0,1,2,3", 6737 "EventCode": "0xA0", 6738 "EventName": "UNC_M2M_TxR_HORZ_OCCUPANCY.IV", 6739 "Experimental": "1", 6740 "PerPkg": "1", 6741 "PublicDescription": "CMS Horizontal Egress Occupancy : IV : Occupancy event for the Transgress buffers in the Common Mesh Stop The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.", 6742 "UMask": "0x8", 6743 "Unit": "M2M" 6744 }, 6745 { 6746 "BriefDescription": "CMS Horizontal Egress Injection Starvation : AD - All", 6747 "Counter": "0,1,2,3", 6748 "EventCode": "0xA5", 6749 "EventName": "UNC_M2M_TxR_HORZ_STARVED.AD_ALL", 6750 "Experimental": "1", 6751 "PerPkg": "1", 6752 "PublicDescription": "CMS Horizontal Egress Injection Starvation : AD - All : Counts injection starvation. This starvation is triggered when the CMS Transgress buffer cannot send a transaction onto the Horizontal ring for a long period of time. : All == Credited + Uncredited", 6753 "UMask": "0x1", 6754 "Unit": "M2M" 6755 }, 6756 { 6757 "BriefDescription": "CMS Horizontal Egress Injection Starvation : AD - Uncredited", 6758 "Counter": "0,1,2,3", 6759 "EventCode": "0xA5", 6760 "EventName": "UNC_M2M_TxR_HORZ_STARVED.AD_UNCRD", 6761 "Experimental": "1", 6762 "PerPkg": "1", 6763 "PublicDescription": "CMS Horizontal Egress Injection Starvation : AD - Uncredited : Counts injection starvation. This starvation is triggered when the CMS Transgress buffer cannot send a transaction onto the Horizontal ring for a long period of time.", 6764 "UMask": "0x1", 6765 "Unit": "M2M" 6766 }, 6767 { 6768 "BriefDescription": "CMS Horizontal Egress Injection Starvation : AK", 6769 "Counter": "0,1,2,3", 6770 "EventCode": "0xA5", 6771 "EventName": "UNC_M2M_TxR_HORZ_STARVED.AK", 6772 "Experimental": "1", 6773 "PerPkg": "1", 6774 "PublicDescription": "CMS Horizontal Egress Injection Starvation : AK : Counts injection starvation. This starvation is triggered when the CMS Transgress buffer cannot send a transaction onto the Horizontal ring for a long period of time.", 6775 "UMask": "0x2", 6776 "Unit": "M2M" 6777 }, 6778 { 6779 "BriefDescription": "CMS Horizontal Egress Injection Starvation : AKC - Uncredited", 6780 "Counter": "0,1,2,3", 6781 "EventCode": "0xA5", 6782 "EventName": "UNC_M2M_TxR_HORZ_STARVED.AKC_UNCRD", 6783 "Experimental": "1", 6784 "PerPkg": "1", 6785 "PublicDescription": "CMS Horizontal Egress Injection Starvation : AKC - Uncredited : Counts injection starvation. This starvation is triggered when the CMS Transgress buffer cannot send a transaction onto the Horizontal ring for a long period of time.", 6786 "UMask": "0x80", 6787 "Unit": "M2M" 6788 }, 6789 { 6790 "BriefDescription": "CMS Horizontal Egress Injection Starvation : BL - All", 6791 "Counter": "0,1,2,3", 6792 "EventCode": "0xA5", 6793 "EventName": "UNC_M2M_TxR_HORZ_STARVED.BL_ALL", 6794 "Experimental": "1", 6795 "PerPkg": "1", 6796 "PublicDescription": "CMS Horizontal Egress Injection Starvation : BL - All : Counts injection starvation. This starvation is triggered when the CMS Transgress buffer cannot send a transaction onto the Horizontal ring for a long period of time. : All == Credited + Uncredited", 6797 "UMask": "0x4", 6798 "Unit": "M2M" 6799 }, 6800 { 6801 "BriefDescription": "CMS Horizontal Egress Injection Starvation : BL - Uncredited", 6802 "Counter": "0,1,2,3", 6803 "EventCode": "0xA5", 6804 "EventName": "UNC_M2M_TxR_HORZ_STARVED.BL_UNCRD", 6805 "Experimental": "1", 6806 "PerPkg": "1", 6807 "PublicDescription": "CMS Horizontal Egress Injection Starvation : BL - Uncredited : Counts injection starvation. This starvation is triggered when the CMS Transgress buffer cannot send a transaction onto the Horizontal ring for a long period of time.", 6808 "UMask": "0x4", 6809 "Unit": "M2M" 6810 }, 6811 { 6812 "BriefDescription": "CMS Horizontal Egress Injection Starvation : IV", 6813 "Counter": "0,1,2,3", 6814 "EventCode": "0xA5", 6815 "EventName": "UNC_M2M_TxR_HORZ_STARVED.IV", 6816 "Experimental": "1", 6817 "PerPkg": "1", 6818 "PublicDescription": "CMS Horizontal Egress Injection Starvation : IV : Counts injection starvation. This starvation is triggered when the CMS Transgress buffer cannot send a transaction onto the Horizontal ring for a long period of time.", 6819 "UMask": "0x8", 6820 "Unit": "M2M" 6821 }, 6822 { 6823 "BriefDescription": "CMS Vertical ADS Used : AD - Agent 0", 6824 "Counter": "0,1,2,3", 6825 "EventCode": "0x9C", 6826 "EventName": "UNC_M2M_TxR_VERT_ADS_USED.AD_AG0", 6827 "Experimental": "1", 6828 "PerPkg": "1", 6829 "PublicDescription": "CMS Vertical ADS Used : AD - Agent 0 : Number of packets using the Vertical Anti-Deadlock Slot, broken down by ring type and CMS Agent.", 6830 "UMask": "0x1", 6831 "Unit": "M2M" 6832 }, 6833 { 6834 "BriefDescription": "CMS Vertical ADS Used : AD - Agent 1", 6835 "Counter": "0,1,2,3", 6836 "EventCode": "0x9C", 6837 "EventName": "UNC_M2M_TxR_VERT_ADS_USED.AD_AG1", 6838 "Experimental": "1", 6839 "PerPkg": "1", 6840 "PublicDescription": "CMS Vertical ADS Used : AD - Agent 1 : Number of packets using the Vertical Anti-Deadlock Slot, broken down by ring type and CMS Agent.", 6841 "UMask": "0x10", 6842 "Unit": "M2M" 6843 }, 6844 { 6845 "BriefDescription": "CMS Vertical ADS Used : BL - Agent 0", 6846 "Counter": "0,1,2,3", 6847 "EventCode": "0x9C", 6848 "EventName": "UNC_M2M_TxR_VERT_ADS_USED.BL_AG0", 6849 "Experimental": "1", 6850 "PerPkg": "1", 6851 "PublicDescription": "CMS Vertical ADS Used : BL - Agent 0 : Number of packets using the Vertical Anti-Deadlock Slot, broken down by ring type and CMS Agent.", 6852 "UMask": "0x4", 6853 "Unit": "M2M" 6854 }, 6855 { 6856 "BriefDescription": "CMS Vertical ADS Used : BL - Agent 1", 6857 "Counter": "0,1,2,3", 6858 "EventCode": "0x9C", 6859 "EventName": "UNC_M2M_TxR_VERT_ADS_USED.BL_AG1", 6860 "Experimental": "1", 6861 "PerPkg": "1", 6862 "PublicDescription": "CMS Vertical ADS Used : BL - Agent 1 : Number of packets using the Vertical Anti-Deadlock Slot, broken down by ring type and CMS Agent.", 6863 "UMask": "0x40", 6864 "Unit": "M2M" 6865 }, 6866 { 6867 "BriefDescription": "CMS Vertical ADS Used : AD - Agent 0", 6868 "Counter": "0,1,2,3", 6869 "EventCode": "0x9D", 6870 "EventName": "UNC_M2M_TxR_VERT_BYPASS.AD_AG0", 6871 "Experimental": "1", 6872 "PerPkg": "1", 6873 "PublicDescription": "CMS Vertical ADS Used : AD - Agent 0 : Number of packets bypassing the Vertical Egress, broken down by ring type and CMS Agent.", 6874 "UMask": "0x1", 6875 "Unit": "M2M" 6876 }, 6877 { 6878 "BriefDescription": "CMS Vertical ADS Used : AD - Agent 1", 6879 "Counter": "0,1,2,3", 6880 "EventCode": "0x9D", 6881 "EventName": "UNC_M2M_TxR_VERT_BYPASS.AD_AG1", 6882 "Experimental": "1", 6883 "PerPkg": "1", 6884 "PublicDescription": "CMS Vertical ADS Used : AD - Agent 1 : Number of packets bypassing the Vertical Egress, broken down by ring type and CMS Agent.", 6885 "UMask": "0x10", 6886 "Unit": "M2M" 6887 }, 6888 { 6889 "BriefDescription": "CMS Vertical ADS Used : AK - Agent 0", 6890 "Counter": "0,1,2,3", 6891 "EventCode": "0x9D", 6892 "EventName": "UNC_M2M_TxR_VERT_BYPASS.AK_AG0", 6893 "Experimental": "1", 6894 "PerPkg": "1", 6895 "PublicDescription": "CMS Vertical ADS Used : AK - Agent 0 : Number of packets bypassing the Vertical Egress, broken down by ring type and CMS Agent.", 6896 "UMask": "0x2", 6897 "Unit": "M2M" 6898 }, 6899 { 6900 "BriefDescription": "CMS Vertical ADS Used : AK - Agent 1", 6901 "Counter": "0,1,2,3", 6902 "EventCode": "0x9D", 6903 "EventName": "UNC_M2M_TxR_VERT_BYPASS.AK_AG1", 6904 "Experimental": "1", 6905 "PerPkg": "1", 6906 "PublicDescription": "CMS Vertical ADS Used : AK - Agent 1 : Number of packets bypassing the Vertical Egress, broken down by ring type and CMS Agent.", 6907 "UMask": "0x20", 6908 "Unit": "M2M" 6909 }, 6910 { 6911 "BriefDescription": "CMS Vertical ADS Used : BL - Agent 0", 6912 "Counter": "0,1,2,3", 6913 "EventCode": "0x9D", 6914 "EventName": "UNC_M2M_TxR_VERT_BYPASS.BL_AG0", 6915 "Experimental": "1", 6916 "PerPkg": "1", 6917 "PublicDescription": "CMS Vertical ADS Used : BL - Agent 0 : Number of packets bypassing the Vertical Egress, broken down by ring type and CMS Agent.", 6918 "UMask": "0x4", 6919 "Unit": "M2M" 6920 }, 6921 { 6922 "BriefDescription": "CMS Vertical ADS Used : BL - Agent 1", 6923 "Counter": "0,1,2,3", 6924 "EventCode": "0x9D", 6925 "EventName": "UNC_M2M_TxR_VERT_BYPASS.BL_AG1", 6926 "Experimental": "1", 6927 "PerPkg": "1", 6928 "PublicDescription": "CMS Vertical ADS Used : BL - Agent 1 : Number of packets bypassing the Vertical Egress, broken down by ring type and CMS Agent.", 6929 "UMask": "0x40", 6930 "Unit": "M2M" 6931 }, 6932 { 6933 "BriefDescription": "CMS Vertical ADS Used : IV - Agent 1", 6934 "Counter": "0,1,2,3", 6935 "EventCode": "0x9D", 6936 "EventName": "UNC_M2M_TxR_VERT_BYPASS.IV_AG1", 6937 "Experimental": "1", 6938 "PerPkg": "1", 6939 "PublicDescription": "CMS Vertical ADS Used : IV - Agent 1 : Number of packets bypassing the Vertical Egress, broken down by ring type and CMS Agent.", 6940 "UMask": "0x8", 6941 "Unit": "M2M" 6942 }, 6943 { 6944 "BriefDescription": "CMS Vertical ADS Used : AKC - Agent 0", 6945 "Counter": "0,1,2,3", 6946 "EventCode": "0x9E", 6947 "EventName": "UNC_M2M_TxR_VERT_BYPASS_1.AKC_AG0", 6948 "Experimental": "1", 6949 "PerPkg": "1", 6950 "PublicDescription": "CMS Vertical ADS Used : AKC - Agent 0 : Number of packets bypassing the Vertical Egress, broken down by ring type and CMS Agent.", 6951 "UMask": "0x1", 6952 "Unit": "M2M" 6953 }, 6954 { 6955 "BriefDescription": "CMS Vertical ADS Used : AKC - Agent 1", 6956 "Counter": "0,1,2,3", 6957 "EventCode": "0x9E", 6958 "EventName": "UNC_M2M_TxR_VERT_BYPASS_1.AKC_AG1", 6959 "Experimental": "1", 6960 "PerPkg": "1", 6961 "PublicDescription": "CMS Vertical ADS Used : AKC - Agent 1 : Number of packets bypassing the Vertical Egress, broken down by ring type and CMS Agent.", 6962 "UMask": "0x2", 6963 "Unit": "M2M" 6964 }, 6965 { 6966 "BriefDescription": "Cycles CMS Vertical Egress Queue Is Full : AD - Agent 0", 6967 "Counter": "0,1,2,3", 6968 "EventCode": "0x94", 6969 "EventName": "UNC_M2M_TxR_VERT_CYCLES_FULL0.AD_AG0", 6970 "Experimental": "1", 6971 "PerPkg": "1", 6972 "PublicDescription": "Cycles CMS Vertical Egress Queue Is Full : AD - Agent 0 : Number of cycles the Common Mesh Stop Egress was Not Full. The Egress is used to queue up requests destined for the Vertical Ring on the Mesh. : Ring transactions from Agent 0 destined for the AD ring. Some example include outbound requests, snoop requests, and snoop responses.", 6973 "UMask": "0x1", 6974 "Unit": "M2M" 6975 }, 6976 { 6977 "BriefDescription": "Cycles CMS Vertical Egress Queue Is Full : AD - Agent 1", 6978 "Counter": "0,1,2,3", 6979 "EventCode": "0x94", 6980 "EventName": "UNC_M2M_TxR_VERT_CYCLES_FULL0.AD_AG1", 6981 "Experimental": "1", 6982 "PerPkg": "1", 6983 "PublicDescription": "Cycles CMS Vertical Egress Queue Is Full : AD - Agent 1 : Number of cycles the Common Mesh Stop Egress was Not Full. The Egress is used to queue up requests destined for the Vertical Ring on the Mesh. : Ring transactions from Agent 1 destined for the AD ring. This is commonly used for outbound requests.", 6984 "UMask": "0x10", 6985 "Unit": "M2M" 6986 }, 6987 { 6988 "BriefDescription": "Cycles CMS Vertical Egress Queue Is Full : AK - Agent 0", 6989 "Counter": "0,1,2,3", 6990 "EventCode": "0x94", 6991 "EventName": "UNC_M2M_TxR_VERT_CYCLES_FULL0.AK_AG0", 6992 "Experimental": "1", 6993 "PerPkg": "1", 6994 "PublicDescription": "Cycles CMS Vertical Egress Queue Is Full : AK - Agent 0 : Number of cycles the Common Mesh Stop Egress was Not Full. The Egress is used to queue up requests destined for the Vertical Ring on the Mesh. : Ring transactions from Agent 0 destined for the AK ring. This is commonly used for credit returns and GO responses.", 6995 "UMask": "0x2", 6996 "Unit": "M2M" 6997 }, 6998 { 6999 "BriefDescription": "Cycles CMS Vertical Egress Queue Is Full : AK - Agent 1", 7000 "Counter": "0,1,2,3", 7001 "EventCode": "0x94", 7002 "EventName": "UNC_M2M_TxR_VERT_CYCLES_FULL0.AK_AG1", 7003 "Experimental": "1", 7004 "PerPkg": "1", 7005 "PublicDescription": "Cycles CMS Vertical Egress Queue Is Full : AK - Agent 1 : Number of cycles the Common Mesh Stop Egress was Not Full. The Egress is used to queue up requests destined for the Vertical Ring on the Mesh. : Ring transactions from Agent 1 destined for the AK ring.", 7006 "UMask": "0x20", 7007 "Unit": "M2M" 7008 }, 7009 { 7010 "BriefDescription": "Cycles CMS Vertical Egress Queue Is Full : BL - Agent 0", 7011 "Counter": "0,1,2,3", 7012 "EventCode": "0x94", 7013 "EventName": "UNC_M2M_TxR_VERT_CYCLES_FULL0.BL_AG0", 7014 "Experimental": "1", 7015 "PerPkg": "1", 7016 "PublicDescription": "Cycles CMS Vertical Egress Queue Is Full : BL - Agent 0 : Number of cycles the Common Mesh Stop Egress was Not Full. The Egress is used to queue up requests destined for the Vertical Ring on the Mesh. : Ring transactions from Agent 0 destined for the BL ring. This is commonly used to send data from the cache to various destinations.", 7017 "UMask": "0x4", 7018 "Unit": "M2M" 7019 }, 7020 { 7021 "BriefDescription": "Cycles CMS Vertical Egress Queue Is Full : BL - Agent 1", 7022 "Counter": "0,1,2,3", 7023 "EventCode": "0x94", 7024 "EventName": "UNC_M2M_TxR_VERT_CYCLES_FULL0.BL_AG1", 7025 "Experimental": "1", 7026 "PerPkg": "1", 7027 "PublicDescription": "Cycles CMS Vertical Egress Queue Is Full : BL - Agent 1 : Number of cycles the Common Mesh Stop Egress was Not Full. The Egress is used to queue up requests destined for the Vertical Ring on the Mesh. : Ring transactions from Agent 1 destined for the BL ring. This is commonly used for transferring writeback data to the cache.", 7028 "UMask": "0x40", 7029 "Unit": "M2M" 7030 }, 7031 { 7032 "BriefDescription": "Cycles CMS Vertical Egress Queue Is Full : IV - Agent 0", 7033 "Counter": "0,1,2,3", 7034 "EventCode": "0x94", 7035 "EventName": "UNC_M2M_TxR_VERT_CYCLES_FULL0.IV_AG0", 7036 "Experimental": "1", 7037 "PerPkg": "1", 7038 "PublicDescription": "Cycles CMS Vertical Egress Queue Is Full : IV - Agent 0 : Number of cycles the Common Mesh Stop Egress was Not Full. The Egress is used to queue up requests destined for the Vertical Ring on the Mesh. : Ring transactions from Agent 0 destined for the IV ring. This is commonly used for snoops to the cores.", 7039 "UMask": "0x8", 7040 "Unit": "M2M" 7041 }, 7042 { 7043 "BriefDescription": "Cycles CMS Vertical Egress Queue Is Full : AKC - Agent 0", 7044 "Counter": "0,1,2,3", 7045 "EventCode": "0x95", 7046 "EventName": "UNC_M2M_TxR_VERT_CYCLES_FULL1.AKC_AG0", 7047 "Experimental": "1", 7048 "PerPkg": "1", 7049 "PublicDescription": "Cycles CMS Vertical Egress Queue Is Full : AKC - Agent 0 : Number of cycles the Common Mesh Stop Egress was Not Full. The Egress is used to queue up requests destined for the Vertical Ring on the Mesh. : Ring transactions from Agent 0 destined for the AD ring. Some example include outbound requests, snoop requests, and snoop responses.", 7050 "UMask": "0x1", 7051 "Unit": "M2M" 7052 }, 7053 { 7054 "BriefDescription": "Cycles CMS Vertical Egress Queue Is Full : AKC - Agent 1", 7055 "Counter": "0,1,2,3", 7056 "EventCode": "0x95", 7057 "EventName": "UNC_M2M_TxR_VERT_CYCLES_FULL1.AKC_AG1", 7058 "Experimental": "1", 7059 "PerPkg": "1", 7060 "PublicDescription": "Cycles CMS Vertical Egress Queue Is Full : AKC - Agent 1 : Number of cycles the Common Mesh Stop Egress was Not Full. The Egress is used to queue up requests destined for the Vertical Ring on the Mesh. : Ring transactions from Agent 0 destined for the AK ring. This is commonly used for credit returns and GO responses.", 7061 "UMask": "0x2", 7062 "Unit": "M2M" 7063 }, 7064 { 7065 "BriefDescription": "Cycles CMS Vertical Egress Queue Is Not Empty : AD - Agent 0", 7066 "Counter": "0,1,2,3", 7067 "EventCode": "0x96", 7068 "EventName": "UNC_M2M_TxR_VERT_CYCLES_NE0.AD_AG0", 7069 "Experimental": "1", 7070 "PerPkg": "1", 7071 "PublicDescription": "Cycles CMS Vertical Egress Queue Is Not Empty : AD - Agent 0 : Number of cycles the Common Mesh Stop Egress was Not Empty. The Egress is used to queue up requests destined for the Vertical Ring on the Mesh. : Ring transactions from Agent 0 destined for the AD ring. Some example include outbound requests, snoop requests, and snoop responses.", 7072 "UMask": "0x1", 7073 "Unit": "M2M" 7074 }, 7075 { 7076 "BriefDescription": "Cycles CMS Vertical Egress Queue Is Not Empty : AD - Agent 1", 7077 "Counter": "0,1,2,3", 7078 "EventCode": "0x96", 7079 "EventName": "UNC_M2M_TxR_VERT_CYCLES_NE0.AD_AG1", 7080 "Experimental": "1", 7081 "PerPkg": "1", 7082 "PublicDescription": "Cycles CMS Vertical Egress Queue Is Not Empty : AD - Agent 1 : Number of cycles the Common Mesh Stop Egress was Not Empty. The Egress is used to queue up requests destined for the Vertical Ring on the Mesh. : Ring transactions from Agent 1 destined for the AD ring. This is commonly used for outbound requests.", 7083 "UMask": "0x10", 7084 "Unit": "M2M" 7085 }, 7086 { 7087 "BriefDescription": "Cycles CMS Vertical Egress Queue Is Not Empty : AK - Agent 0", 7088 "Counter": "0,1,2,3", 7089 "EventCode": "0x96", 7090 "EventName": "UNC_M2M_TxR_VERT_CYCLES_NE0.AK_AG0", 7091 "Experimental": "1", 7092 "PerPkg": "1", 7093 "PublicDescription": "Cycles CMS Vertical Egress Queue Is Not Empty : AK - Agent 0 : Number of cycles the Common Mesh Stop Egress was Not Empty. The Egress is used to queue up requests destined for the Vertical Ring on the Mesh. : Ring transactions from Agent 0 destined for the AK ring. This is commonly used for credit returns and GO responses.", 7094 "UMask": "0x2", 7095 "Unit": "M2M" 7096 }, 7097 { 7098 "BriefDescription": "Cycles CMS Vertical Egress Queue Is Not Empty : AK - Agent 1", 7099 "Counter": "0,1,2,3", 7100 "EventCode": "0x96", 7101 "EventName": "UNC_M2M_TxR_VERT_CYCLES_NE0.AK_AG1", 7102 "Experimental": "1", 7103 "PerPkg": "1", 7104 "PublicDescription": "Cycles CMS Vertical Egress Queue Is Not Empty : AK - Agent 1 : Number of cycles the Common Mesh Stop Egress was Not Empty. The Egress is used to queue up requests destined for the Vertical Ring on the Mesh. : Ring transactions from Agent 1 destined for the AK ring.", 7105 "UMask": "0x20", 7106 "Unit": "M2M" 7107 }, 7108 { 7109 "BriefDescription": "Cycles CMS Vertical Egress Queue Is Not Empty : BL - Agent 0", 7110 "Counter": "0,1,2,3", 7111 "EventCode": "0x96", 7112 "EventName": "UNC_M2M_TxR_VERT_CYCLES_NE0.BL_AG0", 7113 "Experimental": "1", 7114 "PerPkg": "1", 7115 "PublicDescription": "Cycles CMS Vertical Egress Queue Is Not Empty : BL - Agent 0 : Number of cycles the Common Mesh Stop Egress was Not Empty. The Egress is used to queue up requests destined for the Vertical Ring on the Mesh. : Ring transactions from Agent 0 destined for the BL ring. This is commonly used to send data from the cache to various destinations.", 7116 "UMask": "0x4", 7117 "Unit": "M2M" 7118 }, 7119 { 7120 "BriefDescription": "Cycles CMS Vertical Egress Queue Is Not Empty : BL - Agent 1", 7121 "Counter": "0,1,2,3", 7122 "EventCode": "0x96", 7123 "EventName": "UNC_M2M_TxR_VERT_CYCLES_NE0.BL_AG1", 7124 "Experimental": "1", 7125 "PerPkg": "1", 7126 "PublicDescription": "Cycles CMS Vertical Egress Queue Is Not Empty : BL - Agent 1 : Number of cycles the Common Mesh Stop Egress was Not Empty. The Egress is used to queue up requests destined for the Vertical Ring on the Mesh. : Ring transactions from Agent 1 destined for the BL ring. This is commonly used for transferring writeback data to the cache.", 7127 "UMask": "0x40", 7128 "Unit": "M2M" 7129 }, 7130 { 7131 "BriefDescription": "Cycles CMS Vertical Egress Queue Is Not Empty : IV - Agent 0", 7132 "Counter": "0,1,2,3", 7133 "EventCode": "0x96", 7134 "EventName": "UNC_M2M_TxR_VERT_CYCLES_NE0.IV_AG0", 7135 "Experimental": "1", 7136 "PerPkg": "1", 7137 "PublicDescription": "Cycles CMS Vertical Egress Queue Is Not Empty : IV - Agent 0 : Number of cycles the Common Mesh Stop Egress was Not Empty. The Egress is used to queue up requests destined for the Vertical Ring on the Mesh. : Ring transactions from Agent 0 destined for the IV ring. This is commonly used for snoops to the cores.", 7138 "UMask": "0x8", 7139 "Unit": "M2M" 7140 }, 7141 { 7142 "BriefDescription": "Cycles CMS Vertical Egress Queue Is Not Empty : AKC - Agent 0", 7143 "Counter": "0,1,2,3", 7144 "EventCode": "0x97", 7145 "EventName": "UNC_M2M_TxR_VERT_CYCLES_NE1.AKC_AG0", 7146 "Experimental": "1", 7147 "PerPkg": "1", 7148 "PublicDescription": "Cycles CMS Vertical Egress Queue Is Not Empty : AKC - Agent 0 : Number of cycles the Common Mesh Stop Egress was Not Empty. The Egress is used to queue up requests destined for the Vertical Ring on the Mesh. : Ring transactions from Agent 0 destined for the AD ring. Some example include outbound requests, snoop requests, and snoop responses.", 7149 "UMask": "0x1", 7150 "Unit": "M2M" 7151 }, 7152 { 7153 "BriefDescription": "Cycles CMS Vertical Egress Queue Is Not Empty : AKC - Agent 1", 7154 "Counter": "0,1,2,3", 7155 "EventCode": "0x97", 7156 "EventName": "UNC_M2M_TxR_VERT_CYCLES_NE1.AKC_AG1", 7157 "Experimental": "1", 7158 "PerPkg": "1", 7159 "PublicDescription": "Cycles CMS Vertical Egress Queue Is Not Empty : AKC - Agent 1 : Number of cycles the Common Mesh Stop Egress was Not Empty. The Egress is used to queue up requests destined for the Vertical Ring on the Mesh. : Ring transactions from Agent 0 destined for the AK ring. This is commonly used for credit returns and GO responses.", 7160 "UMask": "0x2", 7161 "Unit": "M2M" 7162 }, 7163 { 7164 "BriefDescription": "CMS Vert Egress Allocations : AD - Agent 0", 7165 "Counter": "0,1,2,3", 7166 "EventCode": "0x92", 7167 "EventName": "UNC_M2M_TxR_VERT_INSERTS0.AD_AG0", 7168 "Experimental": "1", 7169 "PerPkg": "1", 7170 "PublicDescription": "CMS Vert Egress Allocations : AD - Agent 0 : Number of allocations into the Common Mesh Stop Egress. The Egress is used to queue up requests destined for the Vertical Ring on the Mesh. : Ring transactions from Agent 0 destined for the AD ring. Some example include outbound requests, snoop requests, and snoop responses.", 7171 "UMask": "0x1", 7172 "Unit": "M2M" 7173 }, 7174 { 7175 "BriefDescription": "CMS Vert Egress Allocations : AD - Agent 1", 7176 "Counter": "0,1,2,3", 7177 "EventCode": "0x92", 7178 "EventName": "UNC_M2M_TxR_VERT_INSERTS0.AD_AG1", 7179 "Experimental": "1", 7180 "PerPkg": "1", 7181 "PublicDescription": "CMS Vert Egress Allocations : AD - Agent 1 : Number of allocations into the Common Mesh Stop Egress. The Egress is used to queue up requests destined for the Vertical Ring on the Mesh. : Ring transactions from Agent 1 destined for the AD ring. This is commonly used for outbound requests.", 7182 "UMask": "0x10", 7183 "Unit": "M2M" 7184 }, 7185 { 7186 "BriefDescription": "CMS Vert Egress Allocations : AK - Agent 0", 7187 "Counter": "0,1,2,3", 7188 "EventCode": "0x92", 7189 "EventName": "UNC_M2M_TxR_VERT_INSERTS0.AK_AG0", 7190 "Experimental": "1", 7191 "PerPkg": "1", 7192 "PublicDescription": "CMS Vert Egress Allocations : AK - Agent 0 : Number of allocations into the Common Mesh Stop Egress. The Egress is used to queue up requests destined for the Vertical Ring on the Mesh. : Ring transactions from Agent 0 destined for the AK ring. This is commonly used for credit returns and GO responses.", 7193 "UMask": "0x2", 7194 "Unit": "M2M" 7195 }, 7196 { 7197 "BriefDescription": "CMS Vert Egress Allocations : AK - Agent 1", 7198 "Counter": "0,1,2,3", 7199 "EventCode": "0x92", 7200 "EventName": "UNC_M2M_TxR_VERT_INSERTS0.AK_AG1", 7201 "Experimental": "1", 7202 "PerPkg": "1", 7203 "PublicDescription": "CMS Vert Egress Allocations : AK - Agent 1 : Number of allocations into the Common Mesh Stop Egress. The Egress is used to queue up requests destined for the Vertical Ring on the Mesh. : Ring transactions from Agent 1 destined for the AK ring.", 7204 "UMask": "0x20", 7205 "Unit": "M2M" 7206 }, 7207 { 7208 "BriefDescription": "CMS Vert Egress Allocations : BL - Agent 0", 7209 "Counter": "0,1,2,3", 7210 "EventCode": "0x92", 7211 "EventName": "UNC_M2M_TxR_VERT_INSERTS0.BL_AG0", 7212 "Experimental": "1", 7213 "PerPkg": "1", 7214 "PublicDescription": "CMS Vert Egress Allocations : BL - Agent 0 : Number of allocations into the Common Mesh Stop Egress. The Egress is used to queue up requests destined for the Vertical Ring on the Mesh. : Ring transactions from Agent 0 destined for the BL ring. This is commonly used to send data from the cache to various destinations.", 7215 "UMask": "0x4", 7216 "Unit": "M2M" 7217 }, 7218 { 7219 "BriefDescription": "CMS Vert Egress Allocations : BL - Agent 1", 7220 "Counter": "0,1,2,3", 7221 "EventCode": "0x92", 7222 "EventName": "UNC_M2M_TxR_VERT_INSERTS0.BL_AG1", 7223 "Experimental": "1", 7224 "PerPkg": "1", 7225 "PublicDescription": "CMS Vert Egress Allocations : BL - Agent 1 : Number of allocations into the Common Mesh Stop Egress. The Egress is used to queue up requests destined for the Vertical Ring on the Mesh. : Ring transactions from Agent 1 destined for the BL ring. This is commonly used for transferring writeback data to the cache.", 7226 "UMask": "0x40", 7227 "Unit": "M2M" 7228 }, 7229 { 7230 "BriefDescription": "CMS Vert Egress Allocations : IV - Agent 0", 7231 "Counter": "0,1,2,3", 7232 "EventCode": "0x92", 7233 "EventName": "UNC_M2M_TxR_VERT_INSERTS0.IV_AG0", 7234 "Experimental": "1", 7235 "PerPkg": "1", 7236 "PublicDescription": "CMS Vert Egress Allocations : IV - Agent 0 : Number of allocations into the Common Mesh Stop Egress. The Egress is used to queue up requests destined for the Vertical Ring on the Mesh. : Ring transactions from Agent 0 destined for the IV ring. This is commonly used for snoops to the cores.", 7237 "UMask": "0x8", 7238 "Unit": "M2M" 7239 }, 7240 { 7241 "BriefDescription": "CMS Vert Egress Allocations : AKC - Agent 0", 7242 "Counter": "0,1,2,3", 7243 "EventCode": "0x93", 7244 "EventName": "UNC_M2M_TxR_VERT_INSERTS1.AKC_AG0", 7245 "Experimental": "1", 7246 "PerPkg": "1", 7247 "PublicDescription": "CMS Vert Egress Allocations : AKC - Agent 0 : Number of allocations into the Common Mesh Stop Egress. The Egress is used to queue up requests destined for the Vertical Ring on the Mesh. : Ring transactions from Agent 0 destined for the AD ring. Some example include outbound requests, snoop requests, and snoop responses.", 7248 "UMask": "0x1", 7249 "Unit": "M2M" 7250 }, 7251 { 7252 "BriefDescription": "CMS Vert Egress Allocations : AKC - Agent 1", 7253 "Counter": "0,1,2,3", 7254 "EventCode": "0x93", 7255 "EventName": "UNC_M2M_TxR_VERT_INSERTS1.AKC_AG1", 7256 "Experimental": "1", 7257 "PerPkg": "1", 7258 "PublicDescription": "CMS Vert Egress Allocations : AKC - Agent 1 : Number of allocations into the Common Mesh Stop Egress. The Egress is used to queue up requests destined for the Vertical Ring on the Mesh. : Ring transactions from Agent 0 destined for the AK ring. This is commonly used for credit returns and GO responses.", 7259 "UMask": "0x2", 7260 "Unit": "M2M" 7261 }, 7262 { 7263 "BriefDescription": "CMS Vertical Egress NACKs : AD - Agent 0", 7264 "Counter": "0,1,2,3", 7265 "EventCode": "0x98", 7266 "EventName": "UNC_M2M_TxR_VERT_NACK0.AD_AG0", 7267 "Experimental": "1", 7268 "PerPkg": "1", 7269 "PublicDescription": "CMS Vertical Egress NACKs : AD - Agent 0 : Counts number of Egress packets NACK'ed on to the Vertical Ring", 7270 "UMask": "0x1", 7271 "Unit": "M2M" 7272 }, 7273 { 7274 "BriefDescription": "CMS Vertical Egress NACKs : AD - Agent 1", 7275 "Counter": "0,1,2,3", 7276 "EventCode": "0x98", 7277 "EventName": "UNC_M2M_TxR_VERT_NACK0.AD_AG1", 7278 "Experimental": "1", 7279 "PerPkg": "1", 7280 "PublicDescription": "CMS Vertical Egress NACKs : AD - Agent 1 : Counts number of Egress packets NACK'ed on to the Vertical Ring", 7281 "UMask": "0x10", 7282 "Unit": "M2M" 7283 }, 7284 { 7285 "BriefDescription": "CMS Vertical Egress NACKs : AK - Agent 0", 7286 "Counter": "0,1,2,3", 7287 "EventCode": "0x98", 7288 "EventName": "UNC_M2M_TxR_VERT_NACK0.AK_AG0", 7289 "Experimental": "1", 7290 "PerPkg": "1", 7291 "PublicDescription": "CMS Vertical Egress NACKs : AK - Agent 0 : Counts number of Egress packets NACK'ed on to the Vertical Ring", 7292 "UMask": "0x2", 7293 "Unit": "M2M" 7294 }, 7295 { 7296 "BriefDescription": "CMS Vertical Egress NACKs : AK - Agent 1", 7297 "Counter": "0,1,2,3", 7298 "EventCode": "0x98", 7299 "EventName": "UNC_M2M_TxR_VERT_NACK0.AK_AG1", 7300 "Experimental": "1", 7301 "PerPkg": "1", 7302 "PublicDescription": "CMS Vertical Egress NACKs : AK - Agent 1 : Counts number of Egress packets NACK'ed on to the Vertical Ring", 7303 "UMask": "0x20", 7304 "Unit": "M2M" 7305 }, 7306 { 7307 "BriefDescription": "CMS Vertical Egress NACKs : BL - Agent 0", 7308 "Counter": "0,1,2,3", 7309 "EventCode": "0x98", 7310 "EventName": "UNC_M2M_TxR_VERT_NACK0.BL_AG0", 7311 "Experimental": "1", 7312 "PerPkg": "1", 7313 "PublicDescription": "CMS Vertical Egress NACKs : BL - Agent 0 : Counts number of Egress packets NACK'ed on to the Vertical Ring", 7314 "UMask": "0x4", 7315 "Unit": "M2M" 7316 }, 7317 { 7318 "BriefDescription": "CMS Vertical Egress NACKs : BL - Agent 1", 7319 "Counter": "0,1,2,3", 7320 "EventCode": "0x98", 7321 "EventName": "UNC_M2M_TxR_VERT_NACK0.BL_AG1", 7322 "Experimental": "1", 7323 "PerPkg": "1", 7324 "PublicDescription": "CMS Vertical Egress NACKs : BL - Agent 1 : Counts number of Egress packets NACK'ed on to the Vertical Ring", 7325 "UMask": "0x40", 7326 "Unit": "M2M" 7327 }, 7328 { 7329 "BriefDescription": "CMS Vertical Egress NACKs : IV", 7330 "Counter": "0,1,2,3", 7331 "EventCode": "0x98", 7332 "EventName": "UNC_M2M_TxR_VERT_NACK0.IV_AG0", 7333 "Experimental": "1", 7334 "PerPkg": "1", 7335 "PublicDescription": "CMS Vertical Egress NACKs : IV : Counts number of Egress packets NACK'ed on to the Vertical Ring", 7336 "UMask": "0x8", 7337 "Unit": "M2M" 7338 }, 7339 { 7340 "BriefDescription": "CMS Vertical Egress NACKs : AKC - Agent 0", 7341 "Counter": "0,1,2,3", 7342 "EventCode": "0x99", 7343 "EventName": "UNC_M2M_TxR_VERT_NACK1.AKC_AG0", 7344 "Experimental": "1", 7345 "PerPkg": "1", 7346 "PublicDescription": "CMS Vertical Egress NACKs : AKC - Agent 0 : Counts number of Egress packets NACK'ed on to the Vertical Ring", 7347 "UMask": "0x1", 7348 "Unit": "M2M" 7349 }, 7350 { 7351 "BriefDescription": "CMS Vertical Egress NACKs : AKC - Agent 1", 7352 "Counter": "0,1,2,3", 7353 "EventCode": "0x99", 7354 "EventName": "UNC_M2M_TxR_VERT_NACK1.AKC_AG1", 7355 "Experimental": "1", 7356 "PerPkg": "1", 7357 "PublicDescription": "CMS Vertical Egress NACKs : AKC - Agent 1 : Counts number of Egress packets NACK'ed on to the Vertical Ring", 7358 "UMask": "0x2", 7359 "Unit": "M2M" 7360 }, 7361 { 7362 "BriefDescription": "CMS Vert Egress Occupancy : AD - Agent 0", 7363 "Counter": "0,1,2,3", 7364 "EventCode": "0x90", 7365 "EventName": "UNC_M2M_TxR_VERT_OCCUPANCY0.AD_AG0", 7366 "Experimental": "1", 7367 "PerPkg": "1", 7368 "PublicDescription": "CMS Vert Egress Occupancy : AD - Agent 0 : Occupancy event for the Egress buffers in the Common Mesh Stop The egress is used to queue up requests destined for the Vertical Ring on the Mesh. : Ring transactions from Agent 0 destined for the AD ring. Some example include outbound requests, snoop requests, and snoop responses.", 7369 "UMask": "0x1", 7370 "Unit": "M2M" 7371 }, 7372 { 7373 "BriefDescription": "CMS Vert Egress Occupancy : AD - Agent 1", 7374 "Counter": "0,1,2,3", 7375 "EventCode": "0x90", 7376 "EventName": "UNC_M2M_TxR_VERT_OCCUPANCY0.AD_AG1", 7377 "Experimental": "1", 7378 "PerPkg": "1", 7379 "PublicDescription": "CMS Vert Egress Occupancy : AD - Agent 1 : Occupancy event for the Egress buffers in the Common Mesh Stop The egress is used to queue up requests destined for the Vertical Ring on the Mesh. : Ring transactions from Agent 1 destined for the AD ring. This is commonly used for outbound requests.", 7380 "UMask": "0x10", 7381 "Unit": "M2M" 7382 }, 7383 { 7384 "BriefDescription": "CMS Vert Egress Occupancy : AK - Agent 0", 7385 "Counter": "0,1,2,3", 7386 "EventCode": "0x90", 7387 "EventName": "UNC_M2M_TxR_VERT_OCCUPANCY0.AK_AG0", 7388 "Experimental": "1", 7389 "PerPkg": "1", 7390 "PublicDescription": "CMS Vert Egress Occupancy : AK - Agent 0 : Occupancy event for the Egress buffers in the Common Mesh Stop The egress is used to queue up requests destined for the Vertical Ring on the Mesh. : Ring transactions from Agent 0 destined for the AK ring. This is commonly used for credit returns and GO responses.", 7391 "UMask": "0x2", 7392 "Unit": "M2M" 7393 }, 7394 { 7395 "BriefDescription": "CMS Vert Egress Occupancy : AK - Agent 1", 7396 "Counter": "0,1,2,3", 7397 "EventCode": "0x90", 7398 "EventName": "UNC_M2M_TxR_VERT_OCCUPANCY0.AK_AG1", 7399 "Experimental": "1", 7400 "PerPkg": "1", 7401 "PublicDescription": "CMS Vert Egress Occupancy : AK - Agent 1 : Occupancy event for the Egress buffers in the Common Mesh Stop The egress is used to queue up requests destined for the Vertical Ring on the Mesh. : Ring transactions from Agent 1 destined for the AK ring.", 7402 "UMask": "0x20", 7403 "Unit": "M2M" 7404 }, 7405 { 7406 "BriefDescription": "CMS Vert Egress Occupancy : BL - Agent 0", 7407 "Counter": "0,1,2,3", 7408 "EventCode": "0x90", 7409 "EventName": "UNC_M2M_TxR_VERT_OCCUPANCY0.BL_AG0", 7410 "Experimental": "1", 7411 "PerPkg": "1", 7412 "PublicDescription": "CMS Vert Egress Occupancy : BL - Agent 0 : Occupancy event for the Egress buffers in the Common Mesh Stop The egress is used to queue up requests destined for the Vertical Ring on the Mesh. : Ring transactions from Agent 0 destined for the BL ring. This is commonly used to send data from the cache to various destinations.", 7413 "UMask": "0x4", 7414 "Unit": "M2M" 7415 }, 7416 { 7417 "BriefDescription": "CMS Vert Egress Occupancy : BL - Agent 1", 7418 "Counter": "0,1,2,3", 7419 "EventCode": "0x90", 7420 "EventName": "UNC_M2M_TxR_VERT_OCCUPANCY0.BL_AG1", 7421 "Experimental": "1", 7422 "PerPkg": "1", 7423 "PublicDescription": "CMS Vert Egress Occupancy : BL - Agent 1 : Occupancy event for the Egress buffers in the Common Mesh Stop The egress is used to queue up requests destined for the Vertical Ring on the Mesh. : Ring transactions from Agent 1 destined for the BL ring. This is commonly used for transferring writeback data to the cache.", 7424 "UMask": "0x40", 7425 "Unit": "M2M" 7426 }, 7427 { 7428 "BriefDescription": "CMS Vert Egress Occupancy : IV - Agent 0", 7429 "Counter": "0,1,2,3", 7430 "EventCode": "0x90", 7431 "EventName": "UNC_M2M_TxR_VERT_OCCUPANCY0.IV_AG0", 7432 "Experimental": "1", 7433 "PerPkg": "1", 7434 "PublicDescription": "CMS Vert Egress Occupancy : IV - Agent 0 : Occupancy event for the Egress buffers in the Common Mesh Stop The egress is used to queue up requests destined for the Vertical Ring on the Mesh. : Ring transactions from Agent 0 destined for the IV ring. This is commonly used for snoops to the cores.", 7435 "UMask": "0x8", 7436 "Unit": "M2M" 7437 }, 7438 { 7439 "BriefDescription": "CMS Vert Egress Occupancy : AKC - Agent 0", 7440 "Counter": "0,1,2,3", 7441 "EventCode": "0x91", 7442 "EventName": "UNC_M2M_TxR_VERT_OCCUPANCY1.AKC_AG0", 7443 "Experimental": "1", 7444 "PerPkg": "1", 7445 "PublicDescription": "CMS Vert Egress Occupancy : AKC - Agent 0 : Occupancy event for the Egress buffers in the Common Mesh Stop The egress is used to queue up requests destined for the Vertical Ring on the Mesh. : Ring transactions from Agent 0 destined for the AD ring. Some example include outbound requests, snoop requests, and snoop responses.", 7446 "UMask": "0x1", 7447 "Unit": "M2M" 7448 }, 7449 { 7450 "BriefDescription": "CMS Vert Egress Occupancy : AKC - Agent 1", 7451 "Counter": "0,1,2,3", 7452 "EventCode": "0x91", 7453 "EventName": "UNC_M2M_TxR_VERT_OCCUPANCY1.AKC_AG1", 7454 "Experimental": "1", 7455 "PerPkg": "1", 7456 "PublicDescription": "CMS Vert Egress Occupancy : AKC - Agent 1 : Occupancy event for the Egress buffers in the Common Mesh Stop The egress is used to queue up requests destined for the Vertical Ring on the Mesh. : Ring transactions from Agent 0 destined for the AK ring. This is commonly used for credit returns and GO responses.", 7457 "UMask": "0x2", 7458 "Unit": "M2M" 7459 }, 7460 { 7461 "BriefDescription": "CMS Vertical Egress Injection Starvation : AD - Agent 0", 7462 "Counter": "0,1,2,3", 7463 "EventCode": "0x9A", 7464 "EventName": "UNC_M2M_TxR_VERT_STARVED0.AD_AG0", 7465 "Experimental": "1", 7466 "PerPkg": "1", 7467 "PublicDescription": "CMS Vertical Egress Injection Starvation : AD - Agent 0 : Counts injection starvation. This starvation is triggered when the CMS Egress cannot send a transaction onto the Vertical ring for a long period of time.", 7468 "UMask": "0x1", 7469 "Unit": "M2M" 7470 }, 7471 { 7472 "BriefDescription": "CMS Vertical Egress Injection Starvation : AD - Agent 1", 7473 "Counter": "0,1,2,3", 7474 "EventCode": "0x9A", 7475 "EventName": "UNC_M2M_TxR_VERT_STARVED0.AD_AG1", 7476 "Experimental": "1", 7477 "PerPkg": "1", 7478 "PublicDescription": "CMS Vertical Egress Injection Starvation : AD - Agent 1 : Counts injection starvation. This starvation is triggered when the CMS Egress cannot send a transaction onto the Vertical ring for a long period of time.", 7479 "UMask": "0x10", 7480 "Unit": "M2M" 7481 }, 7482 { 7483 "BriefDescription": "CMS Vertical Egress Injection Starvation : AK - Agent 0", 7484 "Counter": "0,1,2,3", 7485 "EventCode": "0x9A", 7486 "EventName": "UNC_M2M_TxR_VERT_STARVED0.AK_AG0", 7487 "Experimental": "1", 7488 "PerPkg": "1", 7489 "PublicDescription": "CMS Vertical Egress Injection Starvation : AK - Agent 0 : Counts injection starvation. This starvation is triggered when the CMS Egress cannot send a transaction onto the Vertical ring for a long period of time.", 7490 "UMask": "0x2", 7491 "Unit": "M2M" 7492 }, 7493 { 7494 "BriefDescription": "CMS Vertical Egress Injection Starvation : AK - Agent 1", 7495 "Counter": "0,1,2,3", 7496 "EventCode": "0x9A", 7497 "EventName": "UNC_M2M_TxR_VERT_STARVED0.AK_AG1", 7498 "Experimental": "1", 7499 "PerPkg": "1", 7500 "PublicDescription": "CMS Vertical Egress Injection Starvation : AK - Agent 1 : Counts injection starvation. This starvation is triggered when the CMS Egress cannot send a transaction onto the Vertical ring for a long period of time.", 7501 "UMask": "0x20", 7502 "Unit": "M2M" 7503 }, 7504 { 7505 "BriefDescription": "CMS Vertical Egress Injection Starvation : BL - Agent 0", 7506 "Counter": "0,1,2,3", 7507 "EventCode": "0x9A", 7508 "EventName": "UNC_M2M_TxR_VERT_STARVED0.BL_AG0", 7509 "Experimental": "1", 7510 "PerPkg": "1", 7511 "PublicDescription": "CMS Vertical Egress Injection Starvation : BL - Agent 0 : Counts injection starvation. This starvation is triggered when the CMS Egress cannot send a transaction onto the Vertical ring for a long period of time.", 7512 "UMask": "0x4", 7513 "Unit": "M2M" 7514 }, 7515 { 7516 "BriefDescription": "CMS Vertical Egress Injection Starvation : BL - Agent 1", 7517 "Counter": "0,1,2,3", 7518 "EventCode": "0x9A", 7519 "EventName": "UNC_M2M_TxR_VERT_STARVED0.BL_AG1", 7520 "Experimental": "1", 7521 "PerPkg": "1", 7522 "PublicDescription": "CMS Vertical Egress Injection Starvation : BL - Agent 1 : Counts injection starvation. This starvation is triggered when the CMS Egress cannot send a transaction onto the Vertical ring for a long period of time.", 7523 "UMask": "0x40", 7524 "Unit": "M2M" 7525 }, 7526 { 7527 "BriefDescription": "CMS Vertical Egress Injection Starvation : IV", 7528 "Counter": "0,1,2,3", 7529 "EventCode": "0x9A", 7530 "EventName": "UNC_M2M_TxR_VERT_STARVED0.IV_AG0", 7531 "Experimental": "1", 7532 "PerPkg": "1", 7533 "PublicDescription": "CMS Vertical Egress Injection Starvation : IV : Counts injection starvation. This starvation is triggered when the CMS Egress cannot send a transaction onto the Vertical ring for a long period of time.", 7534 "UMask": "0x8", 7535 "Unit": "M2M" 7536 }, 7537 { 7538 "BriefDescription": "CMS Vertical Egress Injection Starvation : AKC - Agent 0", 7539 "Counter": "0,1,2,3", 7540 "EventCode": "0x9B", 7541 "EventName": "UNC_M2M_TxR_VERT_STARVED1.AKC_AG0", 7542 "Experimental": "1", 7543 "PerPkg": "1", 7544 "PublicDescription": "CMS Vertical Egress Injection Starvation : AKC - Agent 0 : Counts injection starvation. This starvation is triggered when the CMS Egress cannot send a transaction onto the Vertical ring for a long period of time.", 7545 "UMask": "0x1", 7546 "Unit": "M2M" 7547 }, 7548 { 7549 "BriefDescription": "CMS Vertical Egress Injection Starvation : AKC - Agent 1", 7550 "Counter": "0,1,2,3", 7551 "EventCode": "0x9B", 7552 "EventName": "UNC_M2M_TxR_VERT_STARVED1.AKC_AG1", 7553 "Experimental": "1", 7554 "PerPkg": "1", 7555 "PublicDescription": "CMS Vertical Egress Injection Starvation : AKC - Agent 1 : Counts injection starvation. This starvation is triggered when the CMS Egress cannot send a transaction onto the Vertical ring for a long period of time.", 7556 "UMask": "0x2", 7557 "Unit": "M2M" 7558 }, 7559 { 7560 "BriefDescription": "CMS Vertical Egress Injection Starvation : AKC - Agent 0", 7561 "Counter": "0,1,2,3", 7562 "EventCode": "0x9B", 7563 "EventName": "UNC_M2M_TxR_VERT_STARVED1.TGC", 7564 "Experimental": "1", 7565 "PerPkg": "1", 7566 "PublicDescription": "CMS Vertical Egress Injection Starvation : AKC - Agent 0 : Counts injection starvation. This starvation is triggered when the CMS Egress cannot send a transaction onto the Vertical ring for a long period of time.", 7567 "UMask": "0x4", 7568 "Unit": "M2M" 7569 }, 7570 { 7571 "BriefDescription": "Vertical AD Ring In Use : Down and Even", 7572 "Counter": "0,1,2,3", 7573 "EventCode": "0xB0", 7574 "EventName": "UNC_M2M_VERT_RING_AD_IN_USE.DN_EVEN", 7575 "Experimental": "1", 7576 "PerPkg": "1", 7577 "PublicDescription": "Vertical AD Ring In Use : Down and Even : Counts the number of cycles that the Vertical AD ring is being used at this ring stop. This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop. We really have two rings -- a clockwise ring and a counter-clockwise ring. On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring. On the right side of the ring, this is reversed. The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring. In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.", 7578 "UMask": "0x4", 7579 "Unit": "M2M" 7580 }, 7581 { 7582 "BriefDescription": "Vertical AD Ring In Use : Down and Odd", 7583 "Counter": "0,1,2,3", 7584 "EventCode": "0xB0", 7585 "EventName": "UNC_M2M_VERT_RING_AD_IN_USE.DN_ODD", 7586 "Experimental": "1", 7587 "PerPkg": "1", 7588 "PublicDescription": "Vertical AD Ring In Use : Down and Odd : Counts the number of cycles that the Vertical AD ring is being used at this ring stop. This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop. We really have two rings -- a clockwise ring and a counter-clockwise ring. On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring. On the right side of the ring, this is reversed. The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring. In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.", 7589 "UMask": "0x8", 7590 "Unit": "M2M" 7591 }, 7592 { 7593 "BriefDescription": "Vertical AD Ring In Use : Up and Even", 7594 "Counter": "0,1,2,3", 7595 "EventCode": "0xB0", 7596 "EventName": "UNC_M2M_VERT_RING_AD_IN_USE.UP_EVEN", 7597 "Experimental": "1", 7598 "PerPkg": "1", 7599 "PublicDescription": "Vertical AD Ring In Use : Up and Even : Counts the number of cycles that the Vertical AD ring is being used at this ring stop. This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop. We really have two rings -- a clockwise ring and a counter-clockwise ring. On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring. On the right side of the ring, this is reversed. The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring. In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.", 7600 "UMask": "0x1", 7601 "Unit": "M2M" 7602 }, 7603 { 7604 "BriefDescription": "Vertical AD Ring In Use : Up and Odd", 7605 "Counter": "0,1,2,3", 7606 "EventCode": "0xB0", 7607 "EventName": "UNC_M2M_VERT_RING_AD_IN_USE.UP_ODD", 7608 "Experimental": "1", 7609 "PerPkg": "1", 7610 "PublicDescription": "Vertical AD Ring In Use : Up and Odd : Counts the number of cycles that the Vertical AD ring is being used at this ring stop. This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop. We really have two rings -- a clockwise ring and a counter-clockwise ring. On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring. On the right side of the ring, this is reversed. The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring. In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.", 7611 "UMask": "0x2", 7612 "Unit": "M2M" 7613 }, 7614 { 7615 "BriefDescription": "Vertical AKC Ring In Use : Down and Even", 7616 "Counter": "0,1,2,3", 7617 "EventCode": "0xB4", 7618 "EventName": "UNC_M2M_VERT_RING_AKC_IN_USE.DN_EVEN", 7619 "Experimental": "1", 7620 "PerPkg": "1", 7621 "PublicDescription": "Vertical AKC Ring In Use : Down and Even : Counts the number of cycles that the Vertical AKC ring is being used at this ring stop. This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings in JKT -- a clockwise ring and a counter-clockwise ring. On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring. On the right side of the ring, this is reversed. The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring. In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.", 7622 "UMask": "0x4", 7623 "Unit": "M2M" 7624 }, 7625 { 7626 "BriefDescription": "Vertical AKC Ring In Use : Down and Odd", 7627 "Counter": "0,1,2,3", 7628 "EventCode": "0xB4", 7629 "EventName": "UNC_M2M_VERT_RING_AKC_IN_USE.DN_ODD", 7630 "Experimental": "1", 7631 "PerPkg": "1", 7632 "PublicDescription": "Vertical AKC Ring In Use : Down and Odd : Counts the number of cycles that the Vertical AKC ring is being used at this ring stop. This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings in JKT -- a clockwise ring and a counter-clockwise ring. On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring. On the right side of the ring, this is reversed. The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring. In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.", 7633 "UMask": "0x8", 7634 "Unit": "M2M" 7635 }, 7636 { 7637 "BriefDescription": "Vertical AKC Ring In Use : Up and Even", 7638 "Counter": "0,1,2,3", 7639 "EventCode": "0xB4", 7640 "EventName": "UNC_M2M_VERT_RING_AKC_IN_USE.UP_EVEN", 7641 "Experimental": "1", 7642 "PerPkg": "1", 7643 "PublicDescription": "Vertical AKC Ring In Use : Up and Even : Counts the number of cycles that the Vertical AKC ring is being used at this ring stop. This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings in JKT -- a clockwise ring and a counter-clockwise ring. On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring. On the right side of the ring, this is reversed. The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring. In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.", 7644 "UMask": "0x1", 7645 "Unit": "M2M" 7646 }, 7647 { 7648 "BriefDescription": "Vertical AKC Ring In Use : Up and Odd", 7649 "Counter": "0,1,2,3", 7650 "EventCode": "0xB4", 7651 "EventName": "UNC_M2M_VERT_RING_AKC_IN_USE.UP_ODD", 7652 "Experimental": "1", 7653 "PerPkg": "1", 7654 "PublicDescription": "Vertical AKC Ring In Use : Up and Odd : Counts the number of cycles that the Vertical AKC ring is being used at this ring stop. This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings in JKT -- a clockwise ring and a counter-clockwise ring. On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring. On the right side of the ring, this is reversed. The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring. In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.", 7655 "UMask": "0x2", 7656 "Unit": "M2M" 7657 }, 7658 { 7659 "BriefDescription": "Vertical AK Ring In Use : Down and Even", 7660 "Counter": "0,1,2,3", 7661 "EventCode": "0xB1", 7662 "EventName": "UNC_M2M_VERT_RING_AK_IN_USE.DN_EVEN", 7663 "Experimental": "1", 7664 "PerPkg": "1", 7665 "PublicDescription": "Vertical AK Ring In Use : Down and Even : Counts the number of cycles that the Vertical AK ring is being used at this ring stop. This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings in -- a clockwise ring and a counter-clockwise ring. On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring. On the right side of the ring, this is reversed. The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring. In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.", 7666 "UMask": "0x4", 7667 "Unit": "M2M" 7668 }, 7669 { 7670 "BriefDescription": "Vertical AK Ring In Use : Down and Odd", 7671 "Counter": "0,1,2,3", 7672 "EventCode": "0xB1", 7673 "EventName": "UNC_M2M_VERT_RING_AK_IN_USE.DN_ODD", 7674 "Experimental": "1", 7675 "PerPkg": "1", 7676 "PublicDescription": "Vertical AK Ring In Use : Down and Odd : Counts the number of cycles that the Vertical AK ring is being used at this ring stop. This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings in -- a clockwise ring and a counter-clockwise ring. On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring. On the right side of the ring, this is reversed. The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring. In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.", 7677 "UMask": "0x8", 7678 "Unit": "M2M" 7679 }, 7680 { 7681 "BriefDescription": "Vertical AK Ring In Use : Up and Even", 7682 "Counter": "0,1,2,3", 7683 "EventCode": "0xB1", 7684 "EventName": "UNC_M2M_VERT_RING_AK_IN_USE.UP_EVEN", 7685 "Experimental": "1", 7686 "PerPkg": "1", 7687 "PublicDescription": "Vertical AK Ring In Use : Up and Even : Counts the number of cycles that the Vertical AK ring is being used at this ring stop. This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings in -- a clockwise ring and a counter-clockwise ring. On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring. On the right side of the ring, this is reversed. The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring. In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.", 7688 "UMask": "0x1", 7689 "Unit": "M2M" 7690 }, 7691 { 7692 "BriefDescription": "Vertical AK Ring In Use : Up and Odd", 7693 "Counter": "0,1,2,3", 7694 "EventCode": "0xB1", 7695 "EventName": "UNC_M2M_VERT_RING_AK_IN_USE.UP_ODD", 7696 "Experimental": "1", 7697 "PerPkg": "1", 7698 "PublicDescription": "Vertical AK Ring In Use : Up and Odd : Counts the number of cycles that the Vertical AK ring is being used at this ring stop. This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings in -- a clockwise ring and a counter-clockwise ring. On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring. On the right side of the ring, this is reversed. The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring. In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.", 7699 "UMask": "0x2", 7700 "Unit": "M2M" 7701 }, 7702 { 7703 "BriefDescription": "Vertical BL Ring in Use : Down and Even", 7704 "Counter": "0,1,2,3", 7705 "EventCode": "0xB2", 7706 "EventName": "UNC_M2M_VERT_RING_BL_IN_USE.DN_EVEN", 7707 "Experimental": "1", 7708 "PerPkg": "1", 7709 "PublicDescription": "Vertical BL Ring in Use : Down and Even : Counts the number of cycles that the Vertical BL ring is being used at this ring stop. This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring. On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring. On the right side of the ring, this is reversed. The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring. In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.", 7710 "UMask": "0x4", 7711 "Unit": "M2M" 7712 }, 7713 { 7714 "BriefDescription": "Vertical BL Ring in Use : Down and Odd", 7715 "Counter": "0,1,2,3", 7716 "EventCode": "0xB2", 7717 "EventName": "UNC_M2M_VERT_RING_BL_IN_USE.DN_ODD", 7718 "Experimental": "1", 7719 "PerPkg": "1", 7720 "PublicDescription": "Vertical BL Ring in Use : Down and Odd : Counts the number of cycles that the Vertical BL ring is being used at this ring stop. This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring. On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring. On the right side of the ring, this is reversed. The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring. In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.", 7721 "UMask": "0x8", 7722 "Unit": "M2M" 7723 }, 7724 { 7725 "BriefDescription": "Vertical BL Ring in Use : Up and Even", 7726 "Counter": "0,1,2,3", 7727 "EventCode": "0xB2", 7728 "EventName": "UNC_M2M_VERT_RING_BL_IN_USE.UP_EVEN", 7729 "Experimental": "1", 7730 "PerPkg": "1", 7731 "PublicDescription": "Vertical BL Ring in Use : Up and Even : Counts the number of cycles that the Vertical BL ring is being used at this ring stop. This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring. On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring. On the right side of the ring, this is reversed. The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring. In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.", 7732 "UMask": "0x1", 7733 "Unit": "M2M" 7734 }, 7735 { 7736 "BriefDescription": "Vertical BL Ring in Use : Up and Odd", 7737 "Counter": "0,1,2,3", 7738 "EventCode": "0xB2", 7739 "EventName": "UNC_M2M_VERT_RING_BL_IN_USE.UP_ODD", 7740 "Experimental": "1", 7741 "PerPkg": "1", 7742 "PublicDescription": "Vertical BL Ring in Use : Up and Odd : Counts the number of cycles that the Vertical BL ring is being used at this ring stop. This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring. On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring. On the right side of the ring, this is reversed. The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring. In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.", 7743 "UMask": "0x2", 7744 "Unit": "M2M" 7745 }, 7746 { 7747 "BriefDescription": "Vertical IV Ring in Use : Down", 7748 "Counter": "0,1,2,3", 7749 "EventCode": "0xB3", 7750 "EventName": "UNC_M2M_VERT_RING_IV_IN_USE.DN", 7751 "Experimental": "1", 7752 "PerPkg": "1", 7753 "PublicDescription": "Vertical IV Ring in Use : Down : Counts the number of cycles that the Vertical IV ring is being used at this ring stop. This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop. There is only 1 IV ring. Therefore, if one wants to monitor the Even ring, they should select both UP_EVEN and DN_EVEN. To monitor the Odd ring, they should select both UP_ODD and DN_ODD.", 7754 "UMask": "0x4", 7755 "Unit": "M2M" 7756 }, 7757 { 7758 "BriefDescription": "Vertical IV Ring in Use : Up", 7759 "Counter": "0,1,2,3", 7760 "EventCode": "0xB3", 7761 "EventName": "UNC_M2M_VERT_RING_IV_IN_USE.UP", 7762 "Experimental": "1", 7763 "PerPkg": "1", 7764 "PublicDescription": "Vertical IV Ring in Use : Up : Counts the number of cycles that the Vertical IV ring is being used at this ring stop. This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop. There is only 1 IV ring. Therefore, if one wants to monitor the Even ring, they should select both UP_EVEN and DN_EVEN. To monitor the Odd ring, they should select both UP_ODD and DN_ODD.", 7765 "UMask": "0x1", 7766 "Unit": "M2M" 7767 }, 7768 { 7769 "BriefDescription": "Vertical TGC Ring In Use : Down and Even", 7770 "Counter": "0,1,2,3", 7771 "EventCode": "0xB5", 7772 "EventName": "UNC_M2M_VERT_RING_TGC_IN_USE.DN_EVEN", 7773 "Experimental": "1", 7774 "PerPkg": "1", 7775 "PublicDescription": "Vertical TGC Ring In Use : Down and Even : Counts the number of cycles that the Vertical TGC ring is being used at this ring stop. This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings in JKT -- a clockwise ring and a counter-clockwise ring. On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring. On the right side of the ring, this is reversed. The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring. In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.", 7776 "UMask": "0x4", 7777 "Unit": "M2M" 7778 }, 7779 { 7780 "BriefDescription": "Vertical TGC Ring In Use : Down and Odd", 7781 "Counter": "0,1,2,3", 7782 "EventCode": "0xB5", 7783 "EventName": "UNC_M2M_VERT_RING_TGC_IN_USE.DN_ODD", 7784 "Experimental": "1", 7785 "PerPkg": "1", 7786 "PublicDescription": "Vertical TGC Ring In Use : Down and Odd : Counts the number of cycles that the Vertical TGC ring is being used at this ring stop. This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings in JKT -- a clockwise ring and a counter-clockwise ring. On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring. On the right side of the ring, this is reversed. The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring. In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.", 7787 "UMask": "0x8", 7788 "Unit": "M2M" 7789 }, 7790 { 7791 "BriefDescription": "Vertical TGC Ring In Use : Up and Even", 7792 "Counter": "0,1,2,3", 7793 "EventCode": "0xB5", 7794 "EventName": "UNC_M2M_VERT_RING_TGC_IN_USE.UP_EVEN", 7795 "Experimental": "1", 7796 "PerPkg": "1", 7797 "PublicDescription": "Vertical TGC Ring In Use : Up and Even : Counts the number of cycles that the Vertical TGC ring is being used at this ring stop. This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings in JKT -- a clockwise ring and a counter-clockwise ring. On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring. On the right side of the ring, this is reversed. The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring. In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.", 7798 "UMask": "0x1", 7799 "Unit": "M2M" 7800 }, 7801 { 7802 "BriefDescription": "Vertical TGC Ring In Use : Up and Odd", 7803 "Counter": "0,1,2,3", 7804 "EventCode": "0xB5", 7805 "EventName": "UNC_M2M_VERT_RING_TGC_IN_USE.UP_ODD", 7806 "Experimental": "1", 7807 "PerPkg": "1", 7808 "PublicDescription": "Vertical TGC Ring In Use : Up and Odd : Counts the number of cycles that the Vertical TGC ring is being used at this ring stop. This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings in JKT -- a clockwise ring and a counter-clockwise ring. On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring. On the right side of the ring, this is reversed. The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring. In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.", 7809 "UMask": "0x2", 7810 "Unit": "M2M" 7811 }, 7812 { 7813 "BriefDescription": "WPQ Flush : Channel 0", 7814 "Counter": "0,1,2,3", 7815 "EventCode": "0x58", 7816 "EventName": "UNC_M2M_WPQ_FLUSH.CH0", 7817 "Experimental": "1", 7818 "PerPkg": "1", 7819 "UMask": "0x1", 7820 "Unit": "M2M" 7821 }, 7822 { 7823 "BriefDescription": "WPQ Flush : Channel 1", 7824 "Counter": "0,1,2,3", 7825 "EventCode": "0x58", 7826 "EventName": "UNC_M2M_WPQ_FLUSH.CH1", 7827 "Experimental": "1", 7828 "PerPkg": "1", 7829 "UMask": "0x2", 7830 "Unit": "M2M" 7831 }, 7832 { 7833 "BriefDescription": "WPQ Flush : Channel 2", 7834 "Counter": "0,1,2,3", 7835 "EventCode": "0x58", 7836 "EventName": "UNC_M2M_WPQ_FLUSH.CH2", 7837 "Experimental": "1", 7838 "PerPkg": "1", 7839 "UMask": "0x4", 7840 "Unit": "M2M" 7841 }, 7842 { 7843 "BriefDescription": "M2M->iMC WPQ Cycles w/Credits - Regular : Channel 0", 7844 "Counter": "0,1,2,3", 7845 "EventCode": "0x4D", 7846 "EventName": "UNC_M2M_WPQ_NO_REG_CRD.CHN0", 7847 "Experimental": "1", 7848 "PerPkg": "1", 7849 "UMask": "0x1", 7850 "Unit": "M2M" 7851 }, 7852 { 7853 "BriefDescription": "M2M->iMC WPQ Cycles w/Credits - Regular : Channel 1", 7854 "Counter": "0,1,2,3", 7855 "EventCode": "0x4D", 7856 "EventName": "UNC_M2M_WPQ_NO_REG_CRD.CHN1", 7857 "Experimental": "1", 7858 "PerPkg": "1", 7859 "UMask": "0x2", 7860 "Unit": "M2M" 7861 }, 7862 { 7863 "BriefDescription": "M2M->iMC WPQ Cycles w/Credits - Regular : Channel 2", 7864 "Counter": "0,1,2,3", 7865 "EventCode": "0x4D", 7866 "EventName": "UNC_M2M_WPQ_NO_REG_CRD.CHN2", 7867 "Experimental": "1", 7868 "PerPkg": "1", 7869 "UMask": "0x4", 7870 "Unit": "M2M" 7871 }, 7872 { 7873 "BriefDescription": "M2M->iMC WPQ Cycles w/Credits - PMM : Channel 0", 7874 "Counter": "0,1,2,3", 7875 "EventCode": "0x51", 7876 "EventName": "UNC_M2M_WPQ_NO_REG_CRD_PMM.CHN0", 7877 "Experimental": "1", 7878 "PerPkg": "1", 7879 "UMask": "0x1", 7880 "Unit": "M2M" 7881 }, 7882 { 7883 "BriefDescription": "M2M->iMC WPQ Cycles w/Credits - PMM : Channel 1", 7884 "Counter": "0,1,2,3", 7885 "EventCode": "0x51", 7886 "EventName": "UNC_M2M_WPQ_NO_REG_CRD_PMM.CHN1", 7887 "Experimental": "1", 7888 "PerPkg": "1", 7889 "UMask": "0x2", 7890 "Unit": "M2M" 7891 }, 7892 { 7893 "BriefDescription": "M2M->iMC WPQ Cycles w/Credits - PMM : Channel 2", 7894 "Counter": "0,1,2,3", 7895 "EventCode": "0x51", 7896 "EventName": "UNC_M2M_WPQ_NO_REG_CRD_PMM.CHN2", 7897 "Experimental": "1", 7898 "PerPkg": "1", 7899 "UMask": "0x4", 7900 "Unit": "M2M" 7901 }, 7902 { 7903 "BriefDescription": "M2M->iMC WPQ Cycles w/Credits - Special : Channel 0", 7904 "Counter": "0,1,2,3", 7905 "EventCode": "0x4E", 7906 "EventName": "UNC_M2M_WPQ_NO_SPEC_CRD.CHN0", 7907 "Experimental": "1", 7908 "PerPkg": "1", 7909 "UMask": "0x1", 7910 "Unit": "M2M" 7911 }, 7912 { 7913 "BriefDescription": "M2M->iMC WPQ Cycles w/Credits - Special : Channel 1", 7914 "Counter": "0,1,2,3", 7915 "EventCode": "0x4E", 7916 "EventName": "UNC_M2M_WPQ_NO_SPEC_CRD.CHN1", 7917 "Experimental": "1", 7918 "PerPkg": "1", 7919 "UMask": "0x2", 7920 "Unit": "M2M" 7921 }, 7922 { 7923 "BriefDescription": "M2M->iMC WPQ Cycles w/Credits - Special : Channel 2", 7924 "Counter": "0,1,2,3", 7925 "EventCode": "0x4E", 7926 "EventName": "UNC_M2M_WPQ_NO_SPEC_CRD.CHN2", 7927 "Experimental": "1", 7928 "PerPkg": "1", 7929 "UMask": "0x4", 7930 "Unit": "M2M" 7931 }, 7932 { 7933 "BriefDescription": "Write Tracker Cycles Full : Channel 0", 7934 "Counter": "0,1,2,3", 7935 "EventCode": "0x4A", 7936 "EventName": "UNC_M2M_WR_TRACKER_FULL.CH0", 7937 "Experimental": "1", 7938 "PerPkg": "1", 7939 "UMask": "0x1", 7940 "Unit": "M2M" 7941 }, 7942 { 7943 "BriefDescription": "Write Tracker Cycles Full : Channel 1", 7944 "Counter": "0,1,2,3", 7945 "EventCode": "0x4A", 7946 "EventName": "UNC_M2M_WR_TRACKER_FULL.CH1", 7947 "Experimental": "1", 7948 "PerPkg": "1", 7949 "UMask": "0x2", 7950 "Unit": "M2M" 7951 }, 7952 { 7953 "BriefDescription": "Write Tracker Cycles Full : Channel 2", 7954 "Counter": "0,1,2,3", 7955 "EventCode": "0x4A", 7956 "EventName": "UNC_M2M_WR_TRACKER_FULL.CH2", 7957 "Experimental": "1", 7958 "PerPkg": "1", 7959 "UMask": "0x4", 7960 "Unit": "M2M" 7961 }, 7962 { 7963 "BriefDescription": "Write Tracker Cycles Full : Mirror", 7964 "Counter": "0,1,2,3", 7965 "EventCode": "0x4A", 7966 "EventName": "UNC_M2M_WR_TRACKER_FULL.MIRR", 7967 "Experimental": "1", 7968 "PerPkg": "1", 7969 "UMask": "0x8", 7970 "Unit": "M2M" 7971 }, 7972 { 7973 "BriefDescription": "Write Tracker Inserts : Channel 0", 7974 "Counter": "0,1,2,3", 7975 "EventCode": "0x56", 7976 "EventName": "UNC_M2M_WR_TRACKER_INSERTS.CH0", 7977 "Experimental": "1", 7978 "PerPkg": "1", 7979 "UMask": "0x1", 7980 "Unit": "M2M" 7981 }, 7982 { 7983 "BriefDescription": "Write Tracker Inserts : Channel 1", 7984 "Counter": "0,1,2,3", 7985 "EventCode": "0x56", 7986 "EventName": "UNC_M2M_WR_TRACKER_INSERTS.CH1", 7987 "Experimental": "1", 7988 "PerPkg": "1", 7989 "UMask": "0x2", 7990 "Unit": "M2M" 7991 }, 7992 { 7993 "BriefDescription": "Write Tracker Inserts : Channel 2", 7994 "Counter": "0,1,2,3", 7995 "EventCode": "0x56", 7996 "EventName": "UNC_M2M_WR_TRACKER_INSERTS.CH2", 7997 "Experimental": "1", 7998 "PerPkg": "1", 7999 "UMask": "0x4", 8000 "Unit": "M2M" 8001 }, 8002 { 8003 "BriefDescription": "Write Tracker Cycles Not Empty : Channel 0", 8004 "Counter": "0,1,2,3", 8005 "EventCode": "0x4B", 8006 "EventName": "UNC_M2M_WR_TRACKER_NE.CH0", 8007 "Experimental": "1", 8008 "PerPkg": "1", 8009 "UMask": "0x1", 8010 "Unit": "M2M" 8011 }, 8012 { 8013 "BriefDescription": "Write Tracker Cycles Not Empty : Channel 1", 8014 "Counter": "0,1,2,3", 8015 "EventCode": "0x4B", 8016 "EventName": "UNC_M2M_WR_TRACKER_NE.CH1", 8017 "Experimental": "1", 8018 "PerPkg": "1", 8019 "UMask": "0x2", 8020 "Unit": "M2M" 8021 }, 8022 { 8023 "BriefDescription": "Write Tracker Cycles Not Empty : Channel 2", 8024 "Counter": "0,1,2,3", 8025 "EventCode": "0x4B", 8026 "EventName": "UNC_M2M_WR_TRACKER_NE.CH2", 8027 "Experimental": "1", 8028 "PerPkg": "1", 8029 "UMask": "0x4", 8030 "Unit": "M2M" 8031 }, 8032 { 8033 "BriefDescription": "Write Tracker Cycles Not Empty : Mirror", 8034 "Counter": "0,1,2,3", 8035 "EventCode": "0x4B", 8036 "EventName": "UNC_M2M_WR_TRACKER_NE.MIRR", 8037 "Experimental": "1", 8038 "PerPkg": "1", 8039 "UMask": "0x8", 8040 "Unit": "M2M" 8041 }, 8042 { 8043 "BriefDescription": "Write Tracker Cycles Not Empty", 8044 "Counter": "0,1,2,3", 8045 "EventCode": "0x4B", 8046 "EventName": "UNC_M2M_WR_TRACKER_NE.MIRR_NONTGR", 8047 "Experimental": "1", 8048 "PerPkg": "1", 8049 "UMask": "0x10", 8050 "Unit": "M2M" 8051 }, 8052 { 8053 "BriefDescription": "Write Tracker Cycles Not Empty", 8054 "Counter": "0,1,2,3", 8055 "EventCode": "0x4B", 8056 "EventName": "UNC_M2M_WR_TRACKER_NE.MIRR_PWR", 8057 "Experimental": "1", 8058 "PerPkg": "1", 8059 "UMask": "0x20", 8060 "Unit": "M2M" 8061 }, 8062 { 8063 "BriefDescription": "Write Tracker Non-Posted Inserts : Channel 0", 8064 "Counter": "0,1,2,3", 8065 "EventCode": "0x63", 8066 "EventName": "UNC_M2M_WR_TRACKER_NONPOSTED_INSERTS.CH0", 8067 "Experimental": "1", 8068 "PerPkg": "1", 8069 "UMask": "0x1", 8070 "Unit": "M2M" 8071 }, 8072 { 8073 "BriefDescription": "Write Tracker Non-Posted Inserts : Channel 1", 8074 "Counter": "0,1,2,3", 8075 "EventCode": "0x63", 8076 "EventName": "UNC_M2M_WR_TRACKER_NONPOSTED_INSERTS.CH1", 8077 "Experimental": "1", 8078 "PerPkg": "1", 8079 "UMask": "0x2", 8080 "Unit": "M2M" 8081 }, 8082 { 8083 "BriefDescription": "Write Tracker Non-Posted Inserts : Channel 2", 8084 "Counter": "0,1,2,3", 8085 "EventCode": "0x63", 8086 "EventName": "UNC_M2M_WR_TRACKER_NONPOSTED_INSERTS.CH2", 8087 "Experimental": "1", 8088 "PerPkg": "1", 8089 "UMask": "0x4", 8090 "Unit": "M2M" 8091 }, 8092 { 8093 "BriefDescription": "Write Tracker Non-Posted Occupancy : Channel 0", 8094 "Counter": "0,1,2,3", 8095 "EventCode": "0x62", 8096 "EventName": "UNC_M2M_WR_TRACKER_NONPOSTED_OCCUPANCY.CH0", 8097 "Experimental": "1", 8098 "PerPkg": "1", 8099 "UMask": "0x1", 8100 "Unit": "M2M" 8101 }, 8102 { 8103 "BriefDescription": "Write Tracker Non-Posted Occupancy : Channel 1", 8104 "Counter": "0,1,2,3", 8105 "EventCode": "0x62", 8106 "EventName": "UNC_M2M_WR_TRACKER_NONPOSTED_OCCUPANCY.CH1", 8107 "Experimental": "1", 8108 "PerPkg": "1", 8109 "UMask": "0x2", 8110 "Unit": "M2M" 8111 }, 8112 { 8113 "BriefDescription": "Write Tracker Non-Posted Occupancy : Channel 2", 8114 "Counter": "0,1,2,3", 8115 "EventCode": "0x62", 8116 "EventName": "UNC_M2M_WR_TRACKER_NONPOSTED_OCCUPANCY.CH2", 8117 "Experimental": "1", 8118 "PerPkg": "1", 8119 "UMask": "0x4", 8120 "Unit": "M2M" 8121 }, 8122 { 8123 "BriefDescription": "Write Tracker Occupancy : Channel 0", 8124 "Counter": "0,1,2,3", 8125 "EventCode": "0x55", 8126 "EventName": "UNC_M2M_WR_TRACKER_OCCUPANCY.CH0", 8127 "Experimental": "1", 8128 "PerPkg": "1", 8129 "UMask": "0x1", 8130 "Unit": "M2M" 8131 }, 8132 { 8133 "BriefDescription": "Write Tracker Occupancy : Channel 1", 8134 "Counter": "0,1,2,3", 8135 "EventCode": "0x55", 8136 "EventName": "UNC_M2M_WR_TRACKER_OCCUPANCY.CH1", 8137 "Experimental": "1", 8138 "PerPkg": "1", 8139 "UMask": "0x2", 8140 "Unit": "M2M" 8141 }, 8142 { 8143 "BriefDescription": "Write Tracker Occupancy : Channel 2", 8144 "Counter": "0,1,2,3", 8145 "EventCode": "0x55", 8146 "EventName": "UNC_M2M_WR_TRACKER_OCCUPANCY.CH2", 8147 "Experimental": "1", 8148 "PerPkg": "1", 8149 "UMask": "0x4", 8150 "Unit": "M2M" 8151 }, 8152 { 8153 "BriefDescription": "Write Tracker Occupancy : Mirror", 8154 "Counter": "0,1,2,3", 8155 "EventCode": "0x55", 8156 "EventName": "UNC_M2M_WR_TRACKER_OCCUPANCY.MIRR", 8157 "Experimental": "1", 8158 "PerPkg": "1", 8159 "UMask": "0x8", 8160 "Unit": "M2M" 8161 }, 8162 { 8163 "BriefDescription": "Write Tracker Occupancy", 8164 "Counter": "0,1,2,3", 8165 "EventCode": "0x55", 8166 "EventName": "UNC_M2M_WR_TRACKER_OCCUPANCY.MIRR_NONTGR", 8167 "Experimental": "1", 8168 "PerPkg": "1", 8169 "UMask": "0x10", 8170 "Unit": "M2M" 8171 }, 8172 { 8173 "BriefDescription": "Write Tracker Occupancy", 8174 "Counter": "0,1,2,3", 8175 "EventCode": "0x55", 8176 "EventName": "UNC_M2M_WR_TRACKER_OCCUPANCY.MIRR_PWR", 8177 "Experimental": "1", 8178 "PerPkg": "1", 8179 "UMask": "0x20", 8180 "Unit": "M2M" 8181 }, 8182 { 8183 "BriefDescription": "Write Tracker Posted Inserts : Channel 0", 8184 "Counter": "0,1,2,3", 8185 "EventCode": "0x5E", 8186 "EventName": "UNC_M2M_WR_TRACKER_POSTED_INSERTS.CH0", 8187 "Experimental": "1", 8188 "PerPkg": "1", 8189 "UMask": "0x1", 8190 "Unit": "M2M" 8191 }, 8192 { 8193 "BriefDescription": "Write Tracker Posted Inserts : Channel 1", 8194 "Counter": "0,1,2,3", 8195 "EventCode": "0x5E", 8196 "EventName": "UNC_M2M_WR_TRACKER_POSTED_INSERTS.CH1", 8197 "Experimental": "1", 8198 "PerPkg": "1", 8199 "UMask": "0x2", 8200 "Unit": "M2M" 8201 }, 8202 { 8203 "BriefDescription": "Write Tracker Posted Inserts : Channel 2", 8204 "Counter": "0,1,2,3", 8205 "EventCode": "0x5E", 8206 "EventName": "UNC_M2M_WR_TRACKER_POSTED_INSERTS.CH2", 8207 "Experimental": "1", 8208 "PerPkg": "1", 8209 "UMask": "0x4", 8210 "Unit": "M2M" 8211 }, 8212 { 8213 "BriefDescription": "Write Tracker Posted Occupancy : Channel 0", 8214 "Counter": "0,1,2,3", 8215 "EventCode": "0x5D", 8216 "EventName": "UNC_M2M_WR_TRACKER_POSTED_OCCUPANCY.CH0", 8217 "Experimental": "1", 8218 "PerPkg": "1", 8219 "UMask": "0x1", 8220 "Unit": "M2M" 8221 }, 8222 { 8223 "BriefDescription": "Write Tracker Posted Occupancy : Channel 1", 8224 "Counter": "0,1,2,3", 8225 "EventCode": "0x5D", 8226 "EventName": "UNC_M2M_WR_TRACKER_POSTED_OCCUPANCY.CH1", 8227 "Experimental": "1", 8228 "PerPkg": "1", 8229 "UMask": "0x2", 8230 "Unit": "M2M" 8231 }, 8232 { 8233 "BriefDescription": "Write Tracker Posted Occupancy : Channel 2", 8234 "Counter": "0,1,2,3", 8235 "EventCode": "0x5D", 8236 "EventName": "UNC_M2M_WR_TRACKER_POSTED_OCCUPANCY.CH2", 8237 "Experimental": "1", 8238 "PerPkg": "1", 8239 "UMask": "0x4", 8240 "Unit": "M2M" 8241 }, 8242 { 8243 "BriefDescription": "CMS Agent0 AD Credits Acquired : For Transgress 0", 8244 "Counter": "0,1,2,3", 8245 "EventCode": "0x80", 8246 "EventName": "UNC_M3UPI_AG0_AD_CRD_ACQUIRED0.TGR0", 8247 "Experimental": "1", 8248 "PerPkg": "1", 8249 "PublicDescription": "CMS Agent0 AD Credits Acquired : For Transgress 0 : Number of CMS Agent 0 AD credits acquired in a given cycle, per transgress.", 8250 "UMask": "0x1", 8251 "Unit": "M3UPI" 8252 }, 8253 { 8254 "BriefDescription": "CMS Agent0 AD Credits Acquired : For Transgress 1", 8255 "Counter": "0,1,2,3", 8256 "EventCode": "0x80", 8257 "EventName": "UNC_M3UPI_AG0_AD_CRD_ACQUIRED0.TGR1", 8258 "Experimental": "1", 8259 "PerPkg": "1", 8260 "PublicDescription": "CMS Agent0 AD Credits Acquired : For Transgress 1 : Number of CMS Agent 0 AD credits acquired in a given cycle, per transgress.", 8261 "UMask": "0x2", 8262 "Unit": "M3UPI" 8263 }, 8264 { 8265 "BriefDescription": "CMS Agent0 AD Credits Acquired : For Transgress 2", 8266 "Counter": "0,1,2,3", 8267 "EventCode": "0x80", 8268 "EventName": "UNC_M3UPI_AG0_AD_CRD_ACQUIRED0.TGR2", 8269 "Experimental": "1", 8270 "PerPkg": "1", 8271 "PublicDescription": "CMS Agent0 AD Credits Acquired : For Transgress 2 : Number of CMS Agent 0 AD credits acquired in a given cycle, per transgress.", 8272 "UMask": "0x4", 8273 "Unit": "M3UPI" 8274 }, 8275 { 8276 "BriefDescription": "CMS Agent0 AD Credits Acquired : For Transgress 3", 8277 "Counter": "0,1,2,3", 8278 "EventCode": "0x80", 8279 "EventName": "UNC_M3UPI_AG0_AD_CRD_ACQUIRED0.TGR3", 8280 "Experimental": "1", 8281 "PerPkg": "1", 8282 "PublicDescription": "CMS Agent0 AD Credits Acquired : For Transgress 3 : Number of CMS Agent 0 AD credits acquired in a given cycle, per transgress.", 8283 "UMask": "0x8", 8284 "Unit": "M3UPI" 8285 }, 8286 { 8287 "BriefDescription": "CMS Agent0 AD Credits Acquired : For Transgress 4", 8288 "Counter": "0,1,2,3", 8289 "EventCode": "0x80", 8290 "EventName": "UNC_M3UPI_AG0_AD_CRD_ACQUIRED0.TGR4", 8291 "Experimental": "1", 8292 "PerPkg": "1", 8293 "PublicDescription": "CMS Agent0 AD Credits Acquired : For Transgress 4 : Number of CMS Agent 0 AD credits acquired in a given cycle, per transgress.", 8294 "UMask": "0x10", 8295 "Unit": "M3UPI" 8296 }, 8297 { 8298 "BriefDescription": "CMS Agent0 AD Credits Acquired : For Transgress 5", 8299 "Counter": "0,1,2,3", 8300 "EventCode": "0x80", 8301 "EventName": "UNC_M3UPI_AG0_AD_CRD_ACQUIRED0.TGR5", 8302 "Experimental": "1", 8303 "PerPkg": "1", 8304 "PublicDescription": "CMS Agent0 AD Credits Acquired : For Transgress 5 : Number of CMS Agent 0 AD credits acquired in a given cycle, per transgress.", 8305 "UMask": "0x20", 8306 "Unit": "M3UPI" 8307 }, 8308 { 8309 "BriefDescription": "CMS Agent0 AD Credits Acquired : For Transgress 6", 8310 "Counter": "0,1,2,3", 8311 "EventCode": "0x80", 8312 "EventName": "UNC_M3UPI_AG0_AD_CRD_ACQUIRED0.TGR6", 8313 "Experimental": "1", 8314 "PerPkg": "1", 8315 "PublicDescription": "CMS Agent0 AD Credits Acquired : For Transgress 6 : Number of CMS Agent 0 AD credits acquired in a given cycle, per transgress.", 8316 "UMask": "0x40", 8317 "Unit": "M3UPI" 8318 }, 8319 { 8320 "BriefDescription": "CMS Agent0 AD Credits Acquired : For Transgress 7", 8321 "Counter": "0,1,2,3", 8322 "EventCode": "0x80", 8323 "EventName": "UNC_M3UPI_AG0_AD_CRD_ACQUIRED0.TGR7", 8324 "Experimental": "1", 8325 "PerPkg": "1", 8326 "PublicDescription": "CMS Agent0 AD Credits Acquired : For Transgress 7 : Number of CMS Agent 0 AD credits acquired in a given cycle, per transgress.", 8327 "UMask": "0x80", 8328 "Unit": "M3UPI" 8329 }, 8330 { 8331 "BriefDescription": "CMS Agent0 AD Credits Acquired : For Transgress 10", 8332 "Counter": "0,1,2,3", 8333 "EventCode": "0x81", 8334 "EventName": "UNC_M3UPI_AG0_AD_CRD_ACQUIRED1.TGR10", 8335 "Experimental": "1", 8336 "PerPkg": "1", 8337 "PublicDescription": "CMS Agent0 AD Credits Acquired : For Transgress 10 : Number of CMS Agent 0 AD credits acquired in a given cycle, per transgress.", 8338 "UMask": "0x4", 8339 "Unit": "M3UPI" 8340 }, 8341 { 8342 "BriefDescription": "CMS Agent0 AD Credits Acquired : For Transgress 8", 8343 "Counter": "0,1,2,3", 8344 "EventCode": "0x81", 8345 "EventName": "UNC_M3UPI_AG0_AD_CRD_ACQUIRED1.TGR8", 8346 "Experimental": "1", 8347 "PerPkg": "1", 8348 "PublicDescription": "CMS Agent0 AD Credits Acquired : For Transgress 8 : Number of CMS Agent 0 AD credits acquired in a given cycle, per transgress.", 8349 "UMask": "0x1", 8350 "Unit": "M3UPI" 8351 }, 8352 { 8353 "BriefDescription": "CMS Agent0 AD Credits Acquired : For Transgress 9", 8354 "Counter": "0,1,2,3", 8355 "EventCode": "0x81", 8356 "EventName": "UNC_M3UPI_AG0_AD_CRD_ACQUIRED1.TGR9", 8357 "Experimental": "1", 8358 "PerPkg": "1", 8359 "PublicDescription": "CMS Agent0 AD Credits Acquired : For Transgress 9 : Number of CMS Agent 0 AD credits acquired in a given cycle, per transgress.", 8360 "UMask": "0x2", 8361 "Unit": "M3UPI" 8362 }, 8363 { 8364 "BriefDescription": "CMS Agent0 AD Credits Occupancy : For Transgress 0", 8365 "Counter": "0,1,2,3", 8366 "EventCode": "0x82", 8367 "EventName": "UNC_M3UPI_AG0_AD_CRD_OCCUPANCY0.TGR0", 8368 "Experimental": "1", 8369 "PerPkg": "1", 8370 "PublicDescription": "CMS Agent0 AD Credits Occupancy : For Transgress 0 : Number of CMS Agent 0 AD credits in use in a given cycle, per transgress", 8371 "UMask": "0x1", 8372 "Unit": "M3UPI" 8373 }, 8374 { 8375 "BriefDescription": "CMS Agent0 AD Credits Occupancy : For Transgress 1", 8376 "Counter": "0,1,2,3", 8377 "EventCode": "0x82", 8378 "EventName": "UNC_M3UPI_AG0_AD_CRD_OCCUPANCY0.TGR1", 8379 "Experimental": "1", 8380 "PerPkg": "1", 8381 "PublicDescription": "CMS Agent0 AD Credits Occupancy : For Transgress 1 : Number of CMS Agent 0 AD credits in use in a given cycle, per transgress", 8382 "UMask": "0x2", 8383 "Unit": "M3UPI" 8384 }, 8385 { 8386 "BriefDescription": "CMS Agent0 AD Credits Occupancy : For Transgress 2", 8387 "Counter": "0,1,2,3", 8388 "EventCode": "0x82", 8389 "EventName": "UNC_M3UPI_AG0_AD_CRD_OCCUPANCY0.TGR2", 8390 "Experimental": "1", 8391 "PerPkg": "1", 8392 "PublicDescription": "CMS Agent0 AD Credits Occupancy : For Transgress 2 : Number of CMS Agent 0 AD credits in use in a given cycle, per transgress", 8393 "UMask": "0x4", 8394 "Unit": "M3UPI" 8395 }, 8396 { 8397 "BriefDescription": "CMS Agent0 AD Credits Occupancy : For Transgress 3", 8398 "Counter": "0,1,2,3", 8399 "EventCode": "0x82", 8400 "EventName": "UNC_M3UPI_AG0_AD_CRD_OCCUPANCY0.TGR3", 8401 "Experimental": "1", 8402 "PerPkg": "1", 8403 "PublicDescription": "CMS Agent0 AD Credits Occupancy : For Transgress 3 : Number of CMS Agent 0 AD credits in use in a given cycle, per transgress", 8404 "UMask": "0x8", 8405 "Unit": "M3UPI" 8406 }, 8407 { 8408 "BriefDescription": "CMS Agent0 AD Credits Occupancy : For Transgress 4", 8409 "Counter": "0,1,2,3", 8410 "EventCode": "0x82", 8411 "EventName": "UNC_M3UPI_AG0_AD_CRD_OCCUPANCY0.TGR4", 8412 "Experimental": "1", 8413 "PerPkg": "1", 8414 "PublicDescription": "CMS Agent0 AD Credits Occupancy : For Transgress 4 : Number of CMS Agent 0 AD credits in use in a given cycle, per transgress", 8415 "UMask": "0x10", 8416 "Unit": "M3UPI" 8417 }, 8418 { 8419 "BriefDescription": "CMS Agent0 AD Credits Occupancy : For Transgress 5", 8420 "Counter": "0,1,2,3", 8421 "EventCode": "0x82", 8422 "EventName": "UNC_M3UPI_AG0_AD_CRD_OCCUPANCY0.TGR5", 8423 "Experimental": "1", 8424 "PerPkg": "1", 8425 "PublicDescription": "CMS Agent0 AD Credits Occupancy : For Transgress 5 : Number of CMS Agent 0 AD credits in use in a given cycle, per transgress", 8426 "UMask": "0x20", 8427 "Unit": "M3UPI" 8428 }, 8429 { 8430 "BriefDescription": "CMS Agent0 AD Credits Occupancy : For Transgress 6", 8431 "Counter": "0,1,2,3", 8432 "EventCode": "0x82", 8433 "EventName": "UNC_M3UPI_AG0_AD_CRD_OCCUPANCY0.TGR6", 8434 "Experimental": "1", 8435 "PerPkg": "1", 8436 "PublicDescription": "CMS Agent0 AD Credits Occupancy : For Transgress 6 : Number of CMS Agent 0 AD credits in use in a given cycle, per transgress", 8437 "UMask": "0x40", 8438 "Unit": "M3UPI" 8439 }, 8440 { 8441 "BriefDescription": "CMS Agent0 AD Credits Occupancy : For Transgress 7", 8442 "Counter": "0,1,2,3", 8443 "EventCode": "0x82", 8444 "EventName": "UNC_M3UPI_AG0_AD_CRD_OCCUPANCY0.TGR7", 8445 "Experimental": "1", 8446 "PerPkg": "1", 8447 "PublicDescription": "CMS Agent0 AD Credits Occupancy : For Transgress 7 : Number of CMS Agent 0 AD credits in use in a given cycle, per transgress", 8448 "UMask": "0x80", 8449 "Unit": "M3UPI" 8450 }, 8451 { 8452 "BriefDescription": "CMS Agent0 AD Credits Occupancy : For Transgress 10", 8453 "Counter": "0,1,2,3", 8454 "EventCode": "0x83", 8455 "EventName": "UNC_M3UPI_AG0_AD_CRD_OCCUPANCY1.TGR10", 8456 "Experimental": "1", 8457 "PerPkg": "1", 8458 "PublicDescription": "CMS Agent0 AD Credits Occupancy : For Transgress 10 : Number of CMS Agent 0 AD credits in use in a given cycle, per transgress", 8459 "UMask": "0x4", 8460 "Unit": "M3UPI" 8461 }, 8462 { 8463 "BriefDescription": "CMS Agent0 AD Credits Occupancy : For Transgress 8", 8464 "Counter": "0,1,2,3", 8465 "EventCode": "0x83", 8466 "EventName": "UNC_M3UPI_AG0_AD_CRD_OCCUPANCY1.TGR8", 8467 "Experimental": "1", 8468 "PerPkg": "1", 8469 "PublicDescription": "CMS Agent0 AD Credits Occupancy : For Transgress 8 : Number of CMS Agent 0 AD credits in use in a given cycle, per transgress", 8470 "UMask": "0x1", 8471 "Unit": "M3UPI" 8472 }, 8473 { 8474 "BriefDescription": "CMS Agent0 AD Credits Occupancy : For Transgress 9", 8475 "Counter": "0,1,2,3", 8476 "EventCode": "0x83", 8477 "EventName": "UNC_M3UPI_AG0_AD_CRD_OCCUPANCY1.TGR9", 8478 "Experimental": "1", 8479 "PerPkg": "1", 8480 "PublicDescription": "CMS Agent0 AD Credits Occupancy : For Transgress 9 : Number of CMS Agent 0 AD credits in use in a given cycle, per transgress", 8481 "UMask": "0x2", 8482 "Unit": "M3UPI" 8483 }, 8484 { 8485 "BriefDescription": "CMS Agent0 BL Credits Acquired : For Transgress 0", 8486 "Counter": "0,1,2,3", 8487 "EventCode": "0x88", 8488 "EventName": "UNC_M3UPI_AG0_BL_CRD_ACQUIRED0.TGR0", 8489 "Experimental": "1", 8490 "PerPkg": "1", 8491 "PublicDescription": "CMS Agent0 BL Credits Acquired : For Transgress 0 : Number of CMS Agent 0 BL credits acquired in a given cycle, per transgress.", 8492 "UMask": "0x1", 8493 "Unit": "M3UPI" 8494 }, 8495 { 8496 "BriefDescription": "CMS Agent0 BL Credits Acquired : For Transgress 1", 8497 "Counter": "0,1,2,3", 8498 "EventCode": "0x88", 8499 "EventName": "UNC_M3UPI_AG0_BL_CRD_ACQUIRED0.TGR1", 8500 "Experimental": "1", 8501 "PerPkg": "1", 8502 "PublicDescription": "CMS Agent0 BL Credits Acquired : For Transgress 1 : Number of CMS Agent 0 BL credits acquired in a given cycle, per transgress.", 8503 "UMask": "0x2", 8504 "Unit": "M3UPI" 8505 }, 8506 { 8507 "BriefDescription": "CMS Agent0 BL Credits Acquired : For Transgress 2", 8508 "Counter": "0,1,2,3", 8509 "EventCode": "0x88", 8510 "EventName": "UNC_M3UPI_AG0_BL_CRD_ACQUIRED0.TGR2", 8511 "Experimental": "1", 8512 "PerPkg": "1", 8513 "PublicDescription": "CMS Agent0 BL Credits Acquired : For Transgress 2 : Number of CMS Agent 0 BL credits acquired in a given cycle, per transgress.", 8514 "UMask": "0x4", 8515 "Unit": "M3UPI" 8516 }, 8517 { 8518 "BriefDescription": "CMS Agent0 BL Credits Acquired : For Transgress 3", 8519 "Counter": "0,1,2,3", 8520 "EventCode": "0x88", 8521 "EventName": "UNC_M3UPI_AG0_BL_CRD_ACQUIRED0.TGR3", 8522 "Experimental": "1", 8523 "PerPkg": "1", 8524 "PublicDescription": "CMS Agent0 BL Credits Acquired : For Transgress 3 : Number of CMS Agent 0 BL credits acquired in a given cycle, per transgress.", 8525 "UMask": "0x8", 8526 "Unit": "M3UPI" 8527 }, 8528 { 8529 "BriefDescription": "CMS Agent0 BL Credits Acquired : For Transgress 4", 8530 "Counter": "0,1,2,3", 8531 "EventCode": "0x88", 8532 "EventName": "UNC_M3UPI_AG0_BL_CRD_ACQUIRED0.TGR4", 8533 "Experimental": "1", 8534 "PerPkg": "1", 8535 "PublicDescription": "CMS Agent0 BL Credits Acquired : For Transgress 4 : Number of CMS Agent 0 BL credits acquired in a given cycle, per transgress.", 8536 "UMask": "0x10", 8537 "Unit": "M3UPI" 8538 }, 8539 { 8540 "BriefDescription": "CMS Agent0 BL Credits Acquired : For Transgress 5", 8541 "Counter": "0,1,2,3", 8542 "EventCode": "0x88", 8543 "EventName": "UNC_M3UPI_AG0_BL_CRD_ACQUIRED0.TGR5", 8544 "Experimental": "1", 8545 "PerPkg": "1", 8546 "PublicDescription": "CMS Agent0 BL Credits Acquired : For Transgress 5 : Number of CMS Agent 0 BL credits acquired in a given cycle, per transgress.", 8547 "UMask": "0x20", 8548 "Unit": "M3UPI" 8549 }, 8550 { 8551 "BriefDescription": "CMS Agent0 BL Credits Acquired : For Transgress 6", 8552 "Counter": "0,1,2,3", 8553 "EventCode": "0x88", 8554 "EventName": "UNC_M3UPI_AG0_BL_CRD_ACQUIRED0.TGR6", 8555 "Experimental": "1", 8556 "PerPkg": "1", 8557 "PublicDescription": "CMS Agent0 BL Credits Acquired : For Transgress 6 : Number of CMS Agent 0 BL credits acquired in a given cycle, per transgress.", 8558 "UMask": "0x40", 8559 "Unit": "M3UPI" 8560 }, 8561 { 8562 "BriefDescription": "CMS Agent0 BL Credits Acquired : For Transgress 7", 8563 "Counter": "0,1,2,3", 8564 "EventCode": "0x88", 8565 "EventName": "UNC_M3UPI_AG0_BL_CRD_ACQUIRED0.TGR7", 8566 "Experimental": "1", 8567 "PerPkg": "1", 8568 "PublicDescription": "CMS Agent0 BL Credits Acquired : For Transgress 7 : Number of CMS Agent 0 BL credits acquired in a given cycle, per transgress.", 8569 "UMask": "0x80", 8570 "Unit": "M3UPI" 8571 }, 8572 { 8573 "BriefDescription": "CMS Agent0 BL Credits Acquired : For Transgress 10", 8574 "Counter": "0,1,2,3", 8575 "EventCode": "0x89", 8576 "EventName": "UNC_M3UPI_AG0_BL_CRD_ACQUIRED1.TGR10", 8577 "Experimental": "1", 8578 "PerPkg": "1", 8579 "PublicDescription": "CMS Agent0 BL Credits Acquired : For Transgress 10 : Number of CMS Agent 0 BL credits acquired in a given cycle, per transgress.", 8580 "UMask": "0x4", 8581 "Unit": "M3UPI" 8582 }, 8583 { 8584 "BriefDescription": "CMS Agent0 BL Credits Acquired : For Transgress 8", 8585 "Counter": "0,1,2,3", 8586 "EventCode": "0x89", 8587 "EventName": "UNC_M3UPI_AG0_BL_CRD_ACQUIRED1.TGR8", 8588 "Experimental": "1", 8589 "PerPkg": "1", 8590 "PublicDescription": "CMS Agent0 BL Credits Acquired : For Transgress 8 : Number of CMS Agent 0 BL credits acquired in a given cycle, per transgress.", 8591 "UMask": "0x1", 8592 "Unit": "M3UPI" 8593 }, 8594 { 8595 "BriefDescription": "CMS Agent0 BL Credits Acquired : For Transgress 9", 8596 "Counter": "0,1,2,3", 8597 "EventCode": "0x89", 8598 "EventName": "UNC_M3UPI_AG0_BL_CRD_ACQUIRED1.TGR9", 8599 "Experimental": "1", 8600 "PerPkg": "1", 8601 "PublicDescription": "CMS Agent0 BL Credits Acquired : For Transgress 9 : Number of CMS Agent 0 BL credits acquired in a given cycle, per transgress.", 8602 "UMask": "0x2", 8603 "Unit": "M3UPI" 8604 }, 8605 { 8606 "BriefDescription": "CMS Agent0 BL Credits Occupancy : For Transgress 0", 8607 "Counter": "0,1,2,3", 8608 "EventCode": "0x8A", 8609 "EventName": "UNC_M3UPI_AG0_BL_CRD_OCCUPANCY0.TGR0", 8610 "Experimental": "1", 8611 "PerPkg": "1", 8612 "PublicDescription": "CMS Agent0 BL Credits Occupancy : For Transgress 0 : Number of CMS Agent 0 BL credits in use in a given cycle, per transgress", 8613 "UMask": "0x1", 8614 "Unit": "M3UPI" 8615 }, 8616 { 8617 "BriefDescription": "CMS Agent0 BL Credits Occupancy : For Transgress 1", 8618 "Counter": "0,1,2,3", 8619 "EventCode": "0x8A", 8620 "EventName": "UNC_M3UPI_AG0_BL_CRD_OCCUPANCY0.TGR1", 8621 "Experimental": "1", 8622 "PerPkg": "1", 8623 "PublicDescription": "CMS Agent0 BL Credits Occupancy : For Transgress 1 : Number of CMS Agent 0 BL credits in use in a given cycle, per transgress", 8624 "UMask": "0x2", 8625 "Unit": "M3UPI" 8626 }, 8627 { 8628 "BriefDescription": "CMS Agent0 BL Credits Occupancy : For Transgress 2", 8629 "Counter": "0,1,2,3", 8630 "EventCode": "0x8A", 8631 "EventName": "UNC_M3UPI_AG0_BL_CRD_OCCUPANCY0.TGR2", 8632 "Experimental": "1", 8633 "PerPkg": "1", 8634 "PublicDescription": "CMS Agent0 BL Credits Occupancy : For Transgress 2 : Number of CMS Agent 0 BL credits in use in a given cycle, per transgress", 8635 "UMask": "0x4", 8636 "Unit": "M3UPI" 8637 }, 8638 { 8639 "BriefDescription": "CMS Agent0 BL Credits Occupancy : For Transgress 3", 8640 "Counter": "0,1,2,3", 8641 "EventCode": "0x8A", 8642 "EventName": "UNC_M3UPI_AG0_BL_CRD_OCCUPANCY0.TGR3", 8643 "Experimental": "1", 8644 "PerPkg": "1", 8645 "PublicDescription": "CMS Agent0 BL Credits Occupancy : For Transgress 3 : Number of CMS Agent 0 BL credits in use in a given cycle, per transgress", 8646 "UMask": "0x8", 8647 "Unit": "M3UPI" 8648 }, 8649 { 8650 "BriefDescription": "CMS Agent0 BL Credits Occupancy : For Transgress 4", 8651 "Counter": "0,1,2,3", 8652 "EventCode": "0x8A", 8653 "EventName": "UNC_M3UPI_AG0_BL_CRD_OCCUPANCY0.TGR4", 8654 "Experimental": "1", 8655 "PerPkg": "1", 8656 "PublicDescription": "CMS Agent0 BL Credits Occupancy : For Transgress 4 : Number of CMS Agent 0 BL credits in use in a given cycle, per transgress", 8657 "UMask": "0x10", 8658 "Unit": "M3UPI" 8659 }, 8660 { 8661 "BriefDescription": "CMS Agent0 BL Credits Occupancy : For Transgress 5", 8662 "Counter": "0,1,2,3", 8663 "EventCode": "0x8A", 8664 "EventName": "UNC_M3UPI_AG0_BL_CRD_OCCUPANCY0.TGR5", 8665 "Experimental": "1", 8666 "PerPkg": "1", 8667 "PublicDescription": "CMS Agent0 BL Credits Occupancy : For Transgress 5 : Number of CMS Agent 0 BL credits in use in a given cycle, per transgress", 8668 "UMask": "0x20", 8669 "Unit": "M3UPI" 8670 }, 8671 { 8672 "BriefDescription": "CMS Agent0 BL Credits Occupancy : For Transgress 6", 8673 "Counter": "0,1,2,3", 8674 "EventCode": "0x8A", 8675 "EventName": "UNC_M3UPI_AG0_BL_CRD_OCCUPANCY0.TGR6", 8676 "Experimental": "1", 8677 "PerPkg": "1", 8678 "PublicDescription": "CMS Agent0 BL Credits Occupancy : For Transgress 6 : Number of CMS Agent 0 BL credits in use in a given cycle, per transgress", 8679 "UMask": "0x40", 8680 "Unit": "M3UPI" 8681 }, 8682 { 8683 "BriefDescription": "CMS Agent0 BL Credits Occupancy : For Transgress 7", 8684 "Counter": "0,1,2,3", 8685 "EventCode": "0x8A", 8686 "EventName": "UNC_M3UPI_AG0_BL_CRD_OCCUPANCY0.TGR7", 8687 "Experimental": "1", 8688 "PerPkg": "1", 8689 "PublicDescription": "CMS Agent0 BL Credits Occupancy : For Transgress 7 : Number of CMS Agent 0 BL credits in use in a given cycle, per transgress", 8690 "UMask": "0x80", 8691 "Unit": "M3UPI" 8692 }, 8693 { 8694 "BriefDescription": "CMS Agent0 BL Credits Occupancy : For Transgress 10", 8695 "Counter": "0,1,2,3", 8696 "EventCode": "0x8B", 8697 "EventName": "UNC_M3UPI_AG0_BL_CRD_OCCUPANCY1.TGR10", 8698 "Experimental": "1", 8699 "PerPkg": "1", 8700 "PublicDescription": "CMS Agent0 BL Credits Occupancy : For Transgress 10 : Number of CMS Agent 0 BL credits in use in a given cycle, per transgress", 8701 "UMask": "0x4", 8702 "Unit": "M3UPI" 8703 }, 8704 { 8705 "BriefDescription": "CMS Agent0 BL Credits Occupancy : For Transgress 8", 8706 "Counter": "0,1,2,3", 8707 "EventCode": "0x8B", 8708 "EventName": "UNC_M3UPI_AG0_BL_CRD_OCCUPANCY1.TGR8", 8709 "Experimental": "1", 8710 "PerPkg": "1", 8711 "PublicDescription": "CMS Agent0 BL Credits Occupancy : For Transgress 8 : Number of CMS Agent 0 BL credits in use in a given cycle, per transgress", 8712 "UMask": "0x1", 8713 "Unit": "M3UPI" 8714 }, 8715 { 8716 "BriefDescription": "CMS Agent0 BL Credits Occupancy : For Transgress 9", 8717 "Counter": "0,1,2,3", 8718 "EventCode": "0x8B", 8719 "EventName": "UNC_M3UPI_AG0_BL_CRD_OCCUPANCY1.TGR9", 8720 "Experimental": "1", 8721 "PerPkg": "1", 8722 "PublicDescription": "CMS Agent0 BL Credits Occupancy : For Transgress 9 : Number of CMS Agent 0 BL credits in use in a given cycle, per transgress", 8723 "UMask": "0x2", 8724 "Unit": "M3UPI" 8725 }, 8726 { 8727 "BriefDescription": "CMS Agent1 AD Credits Acquired : For Transgress 0", 8728 "Counter": "0,1,2,3", 8729 "EventCode": "0x84", 8730 "EventName": "UNC_M3UPI_AG1_AD_CRD_ACQUIRED0.TGR0", 8731 "Experimental": "1", 8732 "PerPkg": "1", 8733 "PublicDescription": "CMS Agent1 AD Credits Acquired : For Transgress 0 : Number of CMS Agent 1 AD credits acquired in a given cycle, per transgress.", 8734 "UMask": "0x1", 8735 "Unit": "M3UPI" 8736 }, 8737 { 8738 "BriefDescription": "CMS Agent1 AD Credits Acquired : For Transgress 1", 8739 "Counter": "0,1,2,3", 8740 "EventCode": "0x84", 8741 "EventName": "UNC_M3UPI_AG1_AD_CRD_ACQUIRED0.TGR1", 8742 "Experimental": "1", 8743 "PerPkg": "1", 8744 "PublicDescription": "CMS Agent1 AD Credits Acquired : For Transgress 1 : Number of CMS Agent 1 AD credits acquired in a given cycle, per transgress.", 8745 "UMask": "0x2", 8746 "Unit": "M3UPI" 8747 }, 8748 { 8749 "BriefDescription": "CMS Agent1 AD Credits Acquired : For Transgress 2", 8750 "Counter": "0,1,2,3", 8751 "EventCode": "0x84", 8752 "EventName": "UNC_M3UPI_AG1_AD_CRD_ACQUIRED0.TGR2", 8753 "Experimental": "1", 8754 "PerPkg": "1", 8755 "PublicDescription": "CMS Agent1 AD Credits Acquired : For Transgress 2 : Number of CMS Agent 1 AD credits acquired in a given cycle, per transgress.", 8756 "UMask": "0x4", 8757 "Unit": "M3UPI" 8758 }, 8759 { 8760 "BriefDescription": "CMS Agent1 AD Credits Acquired : For Transgress 3", 8761 "Counter": "0,1,2,3", 8762 "EventCode": "0x84", 8763 "EventName": "UNC_M3UPI_AG1_AD_CRD_ACQUIRED0.TGR3", 8764 "Experimental": "1", 8765 "PerPkg": "1", 8766 "PublicDescription": "CMS Agent1 AD Credits Acquired : For Transgress 3 : Number of CMS Agent 1 AD credits acquired in a given cycle, per transgress.", 8767 "UMask": "0x8", 8768 "Unit": "M3UPI" 8769 }, 8770 { 8771 "BriefDescription": "CMS Agent1 AD Credits Acquired : For Transgress 4", 8772 "Counter": "0,1,2,3", 8773 "EventCode": "0x84", 8774 "EventName": "UNC_M3UPI_AG1_AD_CRD_ACQUIRED0.TGR4", 8775 "Experimental": "1", 8776 "PerPkg": "1", 8777 "PublicDescription": "CMS Agent1 AD Credits Acquired : For Transgress 4 : Number of CMS Agent 1 AD credits acquired in a given cycle, per transgress.", 8778 "UMask": "0x10", 8779 "Unit": "M3UPI" 8780 }, 8781 { 8782 "BriefDescription": "CMS Agent1 AD Credits Acquired : For Transgress 5", 8783 "Counter": "0,1,2,3", 8784 "EventCode": "0x84", 8785 "EventName": "UNC_M3UPI_AG1_AD_CRD_ACQUIRED0.TGR5", 8786 "Experimental": "1", 8787 "PerPkg": "1", 8788 "PublicDescription": "CMS Agent1 AD Credits Acquired : For Transgress 5 : Number of CMS Agent 1 AD credits acquired in a given cycle, per transgress.", 8789 "UMask": "0x20", 8790 "Unit": "M3UPI" 8791 }, 8792 { 8793 "BriefDescription": "CMS Agent1 AD Credits Acquired : For Transgress 6", 8794 "Counter": "0,1,2,3", 8795 "EventCode": "0x84", 8796 "EventName": "UNC_M3UPI_AG1_AD_CRD_ACQUIRED0.TGR6", 8797 "Experimental": "1", 8798 "PerPkg": "1", 8799 "PublicDescription": "CMS Agent1 AD Credits Acquired : For Transgress 6 : Number of CMS Agent 1 AD credits acquired in a given cycle, per transgress.", 8800 "UMask": "0x40", 8801 "Unit": "M3UPI" 8802 }, 8803 { 8804 "BriefDescription": "CMS Agent1 AD Credits Acquired : For Transgress 7", 8805 "Counter": "0,1,2,3", 8806 "EventCode": "0x84", 8807 "EventName": "UNC_M3UPI_AG1_AD_CRD_ACQUIRED0.TGR7", 8808 "Experimental": "1", 8809 "PerPkg": "1", 8810 "PublicDescription": "CMS Agent1 AD Credits Acquired : For Transgress 7 : Number of CMS Agent 1 AD credits acquired in a given cycle, per transgress.", 8811 "UMask": "0x80", 8812 "Unit": "M3UPI" 8813 }, 8814 { 8815 "BriefDescription": "CMS Agent1 AD Credits Acquired : For Transgress 10", 8816 "Counter": "0,1,2,3", 8817 "EventCode": "0x85", 8818 "EventName": "UNC_M3UPI_AG1_AD_CRD_ACQUIRED1.TGR10", 8819 "Experimental": "1", 8820 "PerPkg": "1", 8821 "PublicDescription": "CMS Agent1 AD Credits Acquired : For Transgress 10 : Number of CMS Agent 1 AD credits acquired in a given cycle, per transgress.", 8822 "UMask": "0x4", 8823 "Unit": "M3UPI" 8824 }, 8825 { 8826 "BriefDescription": "CMS Agent1 AD Credits Acquired : For Transgress 8", 8827 "Counter": "0,1,2,3", 8828 "EventCode": "0x85", 8829 "EventName": "UNC_M3UPI_AG1_AD_CRD_ACQUIRED1.TGR8", 8830 "Experimental": "1", 8831 "PerPkg": "1", 8832 "PublicDescription": "CMS Agent1 AD Credits Acquired : For Transgress 8 : Number of CMS Agent 1 AD credits acquired in a given cycle, per transgress.", 8833 "UMask": "0x1", 8834 "Unit": "M3UPI" 8835 }, 8836 { 8837 "BriefDescription": "CMS Agent1 AD Credits Acquired : For Transgress 9", 8838 "Counter": "0,1,2,3", 8839 "EventCode": "0x85", 8840 "EventName": "UNC_M3UPI_AG1_AD_CRD_ACQUIRED1.TGR9", 8841 "Experimental": "1", 8842 "PerPkg": "1", 8843 "PublicDescription": "CMS Agent1 AD Credits Acquired : For Transgress 9 : Number of CMS Agent 1 AD credits acquired in a given cycle, per transgress.", 8844 "UMask": "0x2", 8845 "Unit": "M3UPI" 8846 }, 8847 { 8848 "BriefDescription": "CMS Agent1 AD Credits Occupancy : For Transgress 0", 8849 "Counter": "0,1,2,3", 8850 "EventCode": "0x86", 8851 "EventName": "UNC_M3UPI_AG1_AD_CRD_OCCUPANCY0.TGR0", 8852 "Experimental": "1", 8853 "PerPkg": "1", 8854 "PublicDescription": "CMS Agent1 AD Credits Occupancy : For Transgress 0 : Number of CMS Agent 1 AD credits in use in a given cycle, per transgress", 8855 "UMask": "0x1", 8856 "Unit": "M3UPI" 8857 }, 8858 { 8859 "BriefDescription": "CMS Agent1 AD Credits Occupancy : For Transgress 1", 8860 "Counter": "0,1,2,3", 8861 "EventCode": "0x86", 8862 "EventName": "UNC_M3UPI_AG1_AD_CRD_OCCUPANCY0.TGR1", 8863 "Experimental": "1", 8864 "PerPkg": "1", 8865 "PublicDescription": "CMS Agent1 AD Credits Occupancy : For Transgress 1 : Number of CMS Agent 1 AD credits in use in a given cycle, per transgress", 8866 "UMask": "0x2", 8867 "Unit": "M3UPI" 8868 }, 8869 { 8870 "BriefDescription": "CMS Agent1 AD Credits Occupancy : For Transgress 2", 8871 "Counter": "0,1,2,3", 8872 "EventCode": "0x86", 8873 "EventName": "UNC_M3UPI_AG1_AD_CRD_OCCUPANCY0.TGR2", 8874 "Experimental": "1", 8875 "PerPkg": "1", 8876 "PublicDescription": "CMS Agent1 AD Credits Occupancy : For Transgress 2 : Number of CMS Agent 1 AD credits in use in a given cycle, per transgress", 8877 "UMask": "0x4", 8878 "Unit": "M3UPI" 8879 }, 8880 { 8881 "BriefDescription": "CMS Agent1 AD Credits Occupancy : For Transgress 3", 8882 "Counter": "0,1,2,3", 8883 "EventCode": "0x86", 8884 "EventName": "UNC_M3UPI_AG1_AD_CRD_OCCUPANCY0.TGR3", 8885 "Experimental": "1", 8886 "PerPkg": "1", 8887 "PublicDescription": "CMS Agent1 AD Credits Occupancy : For Transgress 3 : Number of CMS Agent 1 AD credits in use in a given cycle, per transgress", 8888 "UMask": "0x8", 8889 "Unit": "M3UPI" 8890 }, 8891 { 8892 "BriefDescription": "CMS Agent1 AD Credits Occupancy : For Transgress 4", 8893 "Counter": "0,1,2,3", 8894 "EventCode": "0x86", 8895 "EventName": "UNC_M3UPI_AG1_AD_CRD_OCCUPANCY0.TGR4", 8896 "Experimental": "1", 8897 "PerPkg": "1", 8898 "PublicDescription": "CMS Agent1 AD Credits Occupancy : For Transgress 4 : Number of CMS Agent 1 AD credits in use in a given cycle, per transgress", 8899 "UMask": "0x10", 8900 "Unit": "M3UPI" 8901 }, 8902 { 8903 "BriefDescription": "CMS Agent1 AD Credits Occupancy : For Transgress 5", 8904 "Counter": "0,1,2,3", 8905 "EventCode": "0x86", 8906 "EventName": "UNC_M3UPI_AG1_AD_CRD_OCCUPANCY0.TGR5", 8907 "Experimental": "1", 8908 "PerPkg": "1", 8909 "PublicDescription": "CMS Agent1 AD Credits Occupancy : For Transgress 5 : Number of CMS Agent 1 AD credits in use in a given cycle, per transgress", 8910 "UMask": "0x20", 8911 "Unit": "M3UPI" 8912 }, 8913 { 8914 "BriefDescription": "CMS Agent1 AD Credits Occupancy : For Transgress 6", 8915 "Counter": "0,1,2,3", 8916 "EventCode": "0x86", 8917 "EventName": "UNC_M3UPI_AG1_AD_CRD_OCCUPANCY0.TGR6", 8918 "Experimental": "1", 8919 "PerPkg": "1", 8920 "PublicDescription": "CMS Agent1 AD Credits Occupancy : For Transgress 6 : Number of CMS Agent 1 AD credits in use in a given cycle, per transgress", 8921 "UMask": "0x40", 8922 "Unit": "M3UPI" 8923 }, 8924 { 8925 "BriefDescription": "CMS Agent1 AD Credits Occupancy : For Transgress 7", 8926 "Counter": "0,1,2,3", 8927 "EventCode": "0x86", 8928 "EventName": "UNC_M3UPI_AG1_AD_CRD_OCCUPANCY0.TGR7", 8929 "Experimental": "1", 8930 "PerPkg": "1", 8931 "PublicDescription": "CMS Agent1 AD Credits Occupancy : For Transgress 7 : Number of CMS Agent 1 AD credits in use in a given cycle, per transgress", 8932 "UMask": "0x80", 8933 "Unit": "M3UPI" 8934 }, 8935 { 8936 "BriefDescription": "CMS Agent1 AD Credits Occupancy : For Transgress 10", 8937 "Counter": "0,1,2,3", 8938 "EventCode": "0x87", 8939 "EventName": "UNC_M3UPI_AG1_AD_CRD_OCCUPANCY1.TGR10", 8940 "Experimental": "1", 8941 "PerPkg": "1", 8942 "PublicDescription": "CMS Agent1 AD Credits Occupancy : For Transgress 10 : Number of CMS Agent 1 AD credits in use in a given cycle, per transgress", 8943 "UMask": "0x4", 8944 "Unit": "M3UPI" 8945 }, 8946 { 8947 "BriefDescription": "CMS Agent1 AD Credits Occupancy : For Transgress 8", 8948 "Counter": "0,1,2,3", 8949 "EventCode": "0x87", 8950 "EventName": "UNC_M3UPI_AG1_AD_CRD_OCCUPANCY1.TGR8", 8951 "Experimental": "1", 8952 "PerPkg": "1", 8953 "PublicDescription": "CMS Agent1 AD Credits Occupancy : For Transgress 8 : Number of CMS Agent 1 AD credits in use in a given cycle, per transgress", 8954 "UMask": "0x1", 8955 "Unit": "M3UPI" 8956 }, 8957 { 8958 "BriefDescription": "CMS Agent1 AD Credits Occupancy : For Transgress 9", 8959 "Counter": "0,1,2,3", 8960 "EventCode": "0x87", 8961 "EventName": "UNC_M3UPI_AG1_AD_CRD_OCCUPANCY1.TGR9", 8962 "Experimental": "1", 8963 "PerPkg": "1", 8964 "PublicDescription": "CMS Agent1 AD Credits Occupancy : For Transgress 9 : Number of CMS Agent 1 AD credits in use in a given cycle, per transgress", 8965 "UMask": "0x2", 8966 "Unit": "M3UPI" 8967 }, 8968 { 8969 "BriefDescription": "CMS Agent1 BL Credits Acquired : For Transgress 0", 8970 "Counter": "0,1,2,3", 8971 "EventCode": "0x8C", 8972 "EventName": "UNC_M3UPI_AG1_BL_CRD_ACQUIRED0.TGR0", 8973 "Experimental": "1", 8974 "PerPkg": "1", 8975 "PublicDescription": "CMS Agent1 BL Credits Acquired : For Transgress 0 : Number of CMS Agent 1 BL credits acquired in a given cycle, per transgress.", 8976 "UMask": "0x1", 8977 "Unit": "M3UPI" 8978 }, 8979 { 8980 "BriefDescription": "CMS Agent1 BL Credits Acquired : For Transgress 1", 8981 "Counter": "0,1,2,3", 8982 "EventCode": "0x8C", 8983 "EventName": "UNC_M3UPI_AG1_BL_CRD_ACQUIRED0.TGR1", 8984 "Experimental": "1", 8985 "PerPkg": "1", 8986 "PublicDescription": "CMS Agent1 BL Credits Acquired : For Transgress 1 : Number of CMS Agent 1 BL credits acquired in a given cycle, per transgress.", 8987 "UMask": "0x2", 8988 "Unit": "M3UPI" 8989 }, 8990 { 8991 "BriefDescription": "CMS Agent1 BL Credits Acquired : For Transgress 2", 8992 "Counter": "0,1,2,3", 8993 "EventCode": "0x8C", 8994 "EventName": "UNC_M3UPI_AG1_BL_CRD_ACQUIRED0.TGR2", 8995 "Experimental": "1", 8996 "PerPkg": "1", 8997 "PublicDescription": "CMS Agent1 BL Credits Acquired : For Transgress 2 : Number of CMS Agent 1 BL credits acquired in a given cycle, per transgress.", 8998 "UMask": "0x4", 8999 "Unit": "M3UPI" 9000 }, 9001 { 9002 "BriefDescription": "CMS Agent1 BL Credits Acquired : For Transgress 3", 9003 "Counter": "0,1,2,3", 9004 "EventCode": "0x8C", 9005 "EventName": "UNC_M3UPI_AG1_BL_CRD_ACQUIRED0.TGR3", 9006 "Experimental": "1", 9007 "PerPkg": "1", 9008 "PublicDescription": "CMS Agent1 BL Credits Acquired : For Transgress 3 : Number of CMS Agent 1 BL credits acquired in a given cycle, per transgress.", 9009 "UMask": "0x8", 9010 "Unit": "M3UPI" 9011 }, 9012 { 9013 "BriefDescription": "CMS Agent1 BL Credits Acquired : For Transgress 4", 9014 "Counter": "0,1,2,3", 9015 "EventCode": "0x8C", 9016 "EventName": "UNC_M3UPI_AG1_BL_CRD_ACQUIRED0.TGR4", 9017 "Experimental": "1", 9018 "PerPkg": "1", 9019 "PublicDescription": "CMS Agent1 BL Credits Acquired : For Transgress 4 : Number of CMS Agent 1 BL credits acquired in a given cycle, per transgress.", 9020 "UMask": "0x10", 9021 "Unit": "M3UPI" 9022 }, 9023 { 9024 "BriefDescription": "CMS Agent1 BL Credits Acquired : For Transgress 5", 9025 "Counter": "0,1,2,3", 9026 "EventCode": "0x8C", 9027 "EventName": "UNC_M3UPI_AG1_BL_CRD_ACQUIRED0.TGR5", 9028 "Experimental": "1", 9029 "PerPkg": "1", 9030 "PublicDescription": "CMS Agent1 BL Credits Acquired : For Transgress 5 : Number of CMS Agent 1 BL credits acquired in a given cycle, per transgress.", 9031 "UMask": "0x20", 9032 "Unit": "M3UPI" 9033 }, 9034 { 9035 "BriefDescription": "CMS Agent1 BL Credits Acquired : For Transgress 4", 9036 "Counter": "0,1,2,3", 9037 "EventCode": "0x8C", 9038 "EventName": "UNC_M3UPI_AG1_BL_CRD_ACQUIRED0.TGR6", 9039 "Experimental": "1", 9040 "PerPkg": "1", 9041 "PublicDescription": "CMS Agent1 BL Credits Acquired : For Transgress 4 : Number of CMS Agent 1 BL credits acquired in a given cycle, per transgress.", 9042 "UMask": "0x40", 9043 "Unit": "M3UPI" 9044 }, 9045 { 9046 "BriefDescription": "CMS Agent1 BL Credits Acquired : For Transgress 5", 9047 "Counter": "0,1,2,3", 9048 "EventCode": "0x8C", 9049 "EventName": "UNC_M3UPI_AG1_BL_CRD_ACQUIRED0.TGR7", 9050 "Experimental": "1", 9051 "PerPkg": "1", 9052 "PublicDescription": "CMS Agent1 BL Credits Acquired : For Transgress 5 : Number of CMS Agent 1 BL credits acquired in a given cycle, per transgress.", 9053 "UMask": "0x80", 9054 "Unit": "M3UPI" 9055 }, 9056 { 9057 "BriefDescription": "CMS Agent1 BL Credits Acquired : For Transgress 10", 9058 "Counter": "0,1,2,3", 9059 "EventCode": "0x8D", 9060 "EventName": "UNC_M3UPI_AG1_BL_CRD_ACQUIRED1.TGR10", 9061 "Experimental": "1", 9062 "PerPkg": "1", 9063 "PublicDescription": "CMS Agent1 BL Credits Acquired : For Transgress 10 : Number of CMS Agent 1 BL credits acquired in a given cycle, per transgress.", 9064 "UMask": "0x4", 9065 "Unit": "M3UPI" 9066 }, 9067 { 9068 "BriefDescription": "CMS Agent1 BL Credits Acquired : For Transgress 8", 9069 "Counter": "0,1,2,3", 9070 "EventCode": "0x8D", 9071 "EventName": "UNC_M3UPI_AG1_BL_CRD_ACQUIRED1.TGR8", 9072 "Experimental": "1", 9073 "PerPkg": "1", 9074 "PublicDescription": "CMS Agent1 BL Credits Acquired : For Transgress 8 : Number of CMS Agent 1 BL credits acquired in a given cycle, per transgress.", 9075 "UMask": "0x1", 9076 "Unit": "M3UPI" 9077 }, 9078 { 9079 "BriefDescription": "CMS Agent1 BL Credits Acquired : For Transgress 9", 9080 "Counter": "0,1,2,3", 9081 "EventCode": "0x8D", 9082 "EventName": "UNC_M3UPI_AG1_BL_CRD_ACQUIRED1.TGR9", 9083 "Experimental": "1", 9084 "PerPkg": "1", 9085 "PublicDescription": "CMS Agent1 BL Credits Acquired : For Transgress 9 : Number of CMS Agent 1 BL credits acquired in a given cycle, per transgress.", 9086 "UMask": "0x2", 9087 "Unit": "M3UPI" 9088 }, 9089 { 9090 "BriefDescription": "CMS Agent1 BL Credits Occupancy : For Transgress 0", 9091 "Counter": "0,1,2,3", 9092 "EventCode": "0x8E", 9093 "EventName": "UNC_M3UPI_AG1_BL_CRD_OCCUPANCY0.TGR0", 9094 "Experimental": "1", 9095 "PerPkg": "1", 9096 "PublicDescription": "CMS Agent1 BL Credits Occupancy : For Transgress 0 : Number of CMS Agent 1 BL credits in use in a given cycle, per transgress", 9097 "UMask": "0x1", 9098 "Unit": "M3UPI" 9099 }, 9100 { 9101 "BriefDescription": "CMS Agent1 BL Credits Occupancy : For Transgress 1", 9102 "Counter": "0,1,2,3", 9103 "EventCode": "0x8E", 9104 "EventName": "UNC_M3UPI_AG1_BL_CRD_OCCUPANCY0.TGR1", 9105 "Experimental": "1", 9106 "PerPkg": "1", 9107 "PublicDescription": "CMS Agent1 BL Credits Occupancy : For Transgress 1 : Number of CMS Agent 1 BL credits in use in a given cycle, per transgress", 9108 "UMask": "0x2", 9109 "Unit": "M3UPI" 9110 }, 9111 { 9112 "BriefDescription": "CMS Agent1 BL Credits Occupancy : For Transgress 2", 9113 "Counter": "0,1,2,3", 9114 "EventCode": "0x8E", 9115 "EventName": "UNC_M3UPI_AG1_BL_CRD_OCCUPANCY0.TGR2", 9116 "Experimental": "1", 9117 "PerPkg": "1", 9118 "PublicDescription": "CMS Agent1 BL Credits Occupancy : For Transgress 2 : Number of CMS Agent 1 BL credits in use in a given cycle, per transgress", 9119 "UMask": "0x4", 9120 "Unit": "M3UPI" 9121 }, 9122 { 9123 "BriefDescription": "CMS Agent1 BL Credits Occupancy : For Transgress 3", 9124 "Counter": "0,1,2,3", 9125 "EventCode": "0x8E", 9126 "EventName": "UNC_M3UPI_AG1_BL_CRD_OCCUPANCY0.TGR3", 9127 "Experimental": "1", 9128 "PerPkg": "1", 9129 "PublicDescription": "CMS Agent1 BL Credits Occupancy : For Transgress 3 : Number of CMS Agent 1 BL credits in use in a given cycle, per transgress", 9130 "UMask": "0x8", 9131 "Unit": "M3UPI" 9132 }, 9133 { 9134 "BriefDescription": "CMS Agent1 BL Credits Occupancy : For Transgress 4", 9135 "Counter": "0,1,2,3", 9136 "EventCode": "0x8E", 9137 "EventName": "UNC_M3UPI_AG1_BL_CRD_OCCUPANCY0.TGR4", 9138 "Experimental": "1", 9139 "PerPkg": "1", 9140 "PublicDescription": "CMS Agent1 BL Credits Occupancy : For Transgress 4 : Number of CMS Agent 1 BL credits in use in a given cycle, per transgress", 9141 "UMask": "0x10", 9142 "Unit": "M3UPI" 9143 }, 9144 { 9145 "BriefDescription": "CMS Agent1 BL Credits Occupancy : For Transgress 5", 9146 "Counter": "0,1,2,3", 9147 "EventCode": "0x8E", 9148 "EventName": "UNC_M3UPI_AG1_BL_CRD_OCCUPANCY0.TGR5", 9149 "Experimental": "1", 9150 "PerPkg": "1", 9151 "PublicDescription": "CMS Agent1 BL Credits Occupancy : For Transgress 5 : Number of CMS Agent 1 BL credits in use in a given cycle, per transgress", 9152 "UMask": "0x20", 9153 "Unit": "M3UPI" 9154 }, 9155 { 9156 "BriefDescription": "CMS Agent1 BL Credits Occupancy : For Transgress 6", 9157 "Counter": "0,1,2,3", 9158 "EventCode": "0x8E", 9159 "EventName": "UNC_M3UPI_AG1_BL_CRD_OCCUPANCY0.TGR6", 9160 "Experimental": "1", 9161 "PerPkg": "1", 9162 "PublicDescription": "CMS Agent1 BL Credits Occupancy : For Transgress 6 : Number of CMS Agent 1 BL credits in use in a given cycle, per transgress", 9163 "UMask": "0x40", 9164 "Unit": "M3UPI" 9165 }, 9166 { 9167 "BriefDescription": "CMS Agent1 BL Credits Occupancy : For Transgress 7", 9168 "Counter": "0,1,2,3", 9169 "EventCode": "0x8E", 9170 "EventName": "UNC_M3UPI_AG1_BL_CRD_OCCUPANCY0.TGR7", 9171 "Experimental": "1", 9172 "PerPkg": "1", 9173 "PublicDescription": "CMS Agent1 BL Credits Occupancy : For Transgress 7 : Number of CMS Agent 1 BL credits in use in a given cycle, per transgress", 9174 "UMask": "0x80", 9175 "Unit": "M3UPI" 9176 }, 9177 { 9178 "BriefDescription": "CMS Agent1 BL Credits Occupancy : For Transgress 10", 9179 "Counter": "0,1,2,3", 9180 "EventCode": "0x8F", 9181 "EventName": "UNC_M3UPI_AG1_BL_CRD_OCCUPANCY1.TGR10", 9182 "Experimental": "1", 9183 "PerPkg": "1", 9184 "PublicDescription": "CMS Agent1 BL Credits Occupancy : For Transgress 10 : Number of CMS Agent 1 BL credits in use in a given cycle, per transgress", 9185 "UMask": "0x4", 9186 "Unit": "M3UPI" 9187 }, 9188 { 9189 "BriefDescription": "CMS Agent1 BL Credits Occupancy : For Transgress 8", 9190 "Counter": "0,1,2,3", 9191 "EventCode": "0x8F", 9192 "EventName": "UNC_M3UPI_AG1_BL_CRD_OCCUPANCY1.TGR8", 9193 "Experimental": "1", 9194 "PerPkg": "1", 9195 "PublicDescription": "CMS Agent1 BL Credits Occupancy : For Transgress 8 : Number of CMS Agent 1 BL credits in use in a given cycle, per transgress", 9196 "UMask": "0x1", 9197 "Unit": "M3UPI" 9198 }, 9199 { 9200 "BriefDescription": "CMS Agent1 BL Credits Occupancy : For Transgress 9", 9201 "Counter": "0,1,2,3", 9202 "EventCode": "0x8F", 9203 "EventName": "UNC_M3UPI_AG1_BL_CRD_OCCUPANCY1.TGR9", 9204 "Experimental": "1", 9205 "PerPkg": "1", 9206 "PublicDescription": "CMS Agent1 BL Credits Occupancy : For Transgress 9 : Number of CMS Agent 1 BL credits in use in a given cycle, per transgress", 9207 "UMask": "0x2", 9208 "Unit": "M3UPI" 9209 }, 9210 { 9211 "BriefDescription": "CBox AD Credits Empty : Requests", 9212 "Counter": "0,1,2,3", 9213 "EventCode": "0x22", 9214 "EventName": "UNC_M3UPI_CHA_AD_CREDITS_EMPTY.REQ", 9215 "Experimental": "1", 9216 "PerPkg": "1", 9217 "PublicDescription": "CBox AD Credits Empty : Requests : No credits available to send to Cbox on the AD Ring (covers higher CBoxes)", 9218 "UMask": "0x4", 9219 "Unit": "M3UPI" 9220 }, 9221 { 9222 "BriefDescription": "CBox AD Credits Empty : Snoops", 9223 "Counter": "0,1,2,3", 9224 "EventCode": "0x22", 9225 "EventName": "UNC_M3UPI_CHA_AD_CREDITS_EMPTY.SNP", 9226 "Experimental": "1", 9227 "PerPkg": "1", 9228 "PublicDescription": "CBox AD Credits Empty : Snoops : No credits available to send to Cbox on the AD Ring (covers higher CBoxes)", 9229 "UMask": "0x8", 9230 "Unit": "M3UPI" 9231 }, 9232 { 9233 "BriefDescription": "CBox AD Credits Empty : VNA Messages", 9234 "Counter": "0,1,2,3", 9235 "EventCode": "0x22", 9236 "EventName": "UNC_M3UPI_CHA_AD_CREDITS_EMPTY.VNA", 9237 "Experimental": "1", 9238 "PerPkg": "1", 9239 "PublicDescription": "CBox AD Credits Empty : VNA Messages : No credits available to send to Cbox on the AD Ring (covers higher CBoxes)", 9240 "UMask": "0x1", 9241 "Unit": "M3UPI" 9242 }, 9243 { 9244 "BriefDescription": "CBox AD Credits Empty : Writebacks", 9245 "Counter": "0,1,2,3", 9246 "EventCode": "0x22", 9247 "EventName": "UNC_M3UPI_CHA_AD_CREDITS_EMPTY.WB", 9248 "Experimental": "1", 9249 "PerPkg": "1", 9250 "PublicDescription": "CBox AD Credits Empty : Writebacks : No credits available to send to Cbox on the AD Ring (covers higher CBoxes)", 9251 "UMask": "0x2", 9252 "Unit": "M3UPI" 9253 }, 9254 { 9255 "BriefDescription": "Clockticks of the mesh to UPI (M3UPI)", 9256 "Counter": "0,1,2,3", 9257 "EventCode": "0x01", 9258 "EventName": "UNC_M3UPI_CLOCKTICKS", 9259 "PerPkg": "1", 9260 "PublicDescription": "Clockticks of the mesh to UPI (M3UPI) : Counts the number of uclks in the M3 uclk domain. This could be slightly different than the count in the Ubox because of enable/freeze delays. However, because the M3 is close to the Ubox, they generally should not diverge by more than a handful of cycles.", 9261 "Unit": "M3UPI" 9262 }, 9263 { 9264 "BriefDescription": "CMS Clockticks", 9265 "Counter": "0,1,2,3", 9266 "EventCode": "0xc0", 9267 "EventName": "UNC_M3UPI_CMS_CLOCKTICKS", 9268 "Experimental": "1", 9269 "PerPkg": "1", 9270 "Unit": "M3UPI" 9271 }, 9272 { 9273 "BriefDescription": "D2C Sent", 9274 "Counter": "0,1,2,3", 9275 "EventCode": "0x2B", 9276 "EventName": "UNC_M3UPI_D2C_SENT", 9277 "Experimental": "1", 9278 "PerPkg": "1", 9279 "PublicDescription": "D2C Sent : Count cases BL sends direct to core", 9280 "Unit": "M3UPI" 9281 }, 9282 { 9283 "BriefDescription": "D2U Sent", 9284 "Counter": "0,1,2,3", 9285 "EventCode": "0x2A", 9286 "EventName": "UNC_M3UPI_D2U_SENT", 9287 "Experimental": "1", 9288 "PerPkg": "1", 9289 "PublicDescription": "D2U Sent : Cases where SMI3 sends D2U command", 9290 "Unit": "M3UPI" 9291 }, 9292 { 9293 "BriefDescription": "Distress signal asserted : DPT Local", 9294 "Counter": "0,1,2,3", 9295 "EventCode": "0xAF", 9296 "EventName": "UNC_M3UPI_DISTRESS_ASSERTED.DPT_LOCAL", 9297 "Experimental": "1", 9298 "PerPkg": "1", 9299 "PublicDescription": "Distress signal asserted : DPT Local : Counts the number of cycles either the local or incoming distress signals are asserted. : Dynamic Prefetch Throttle triggered by this tile", 9300 "UMask": "0x4", 9301 "Unit": "M3UPI" 9302 }, 9303 { 9304 "BriefDescription": "Distress signal asserted : DPT Remote", 9305 "Counter": "0,1,2,3", 9306 "EventCode": "0xAF", 9307 "EventName": "UNC_M3UPI_DISTRESS_ASSERTED.DPT_NONLOCAL", 9308 "Experimental": "1", 9309 "PerPkg": "1", 9310 "PublicDescription": "Distress signal asserted : DPT Remote : Counts the number of cycles either the local or incoming distress signals are asserted. : Dynamic Prefetch Throttle received by this tile", 9311 "UMask": "0x8", 9312 "Unit": "M3UPI" 9313 }, 9314 { 9315 "BriefDescription": "Distress signal asserted : DPT Stalled - IV", 9316 "Counter": "0,1,2,3", 9317 "EventCode": "0xAF", 9318 "EventName": "UNC_M3UPI_DISTRESS_ASSERTED.DPT_STALL_IV", 9319 "Experimental": "1", 9320 "PerPkg": "1", 9321 "PublicDescription": "Distress signal asserted : DPT Stalled - IV : Counts the number of cycles either the local or incoming distress signals are asserted. : DPT occurred while regular IVs were received, causing DPT to be stalled", 9322 "UMask": "0x40", 9323 "Unit": "M3UPI" 9324 }, 9325 { 9326 "BriefDescription": "Distress signal asserted : DPT Stalled - No Credit", 9327 "Counter": "0,1,2,3", 9328 "EventCode": "0xAF", 9329 "EventName": "UNC_M3UPI_DISTRESS_ASSERTED.DPT_STALL_NOCRD", 9330 "Experimental": "1", 9331 "PerPkg": "1", 9332 "PublicDescription": "Distress signal asserted : DPT Stalled - No Credit : Counts the number of cycles either the local or incoming distress signals are asserted. : DPT occurred while credit not available causing DPT to be stalled", 9333 "UMask": "0x80", 9334 "Unit": "M3UPI" 9335 }, 9336 { 9337 "BriefDescription": "Distress signal asserted : Horizontal", 9338 "Counter": "0,1,2,3", 9339 "EventCode": "0xAF", 9340 "EventName": "UNC_M3UPI_DISTRESS_ASSERTED.HORZ", 9341 "Experimental": "1", 9342 "PerPkg": "1", 9343 "PublicDescription": "Distress signal asserted : Horizontal : Counts the number of cycles either the local or incoming distress signals are asserted. : If TGR egress is full, then agents will throttle outgoing AD IDI transactions", 9344 "UMask": "0x2", 9345 "Unit": "M3UPI" 9346 }, 9347 { 9348 "BriefDescription": "Distress signal asserted : PMM Local", 9349 "Counter": "0,1,2,3", 9350 "EventCode": "0xAF", 9351 "EventName": "UNC_M3UPI_DISTRESS_ASSERTED.PMM_LOCAL", 9352 "Experimental": "1", 9353 "PerPkg": "1", 9354 "PublicDescription": "Distress signal asserted : PMM Local : Counts the number of cycles either the local or incoming distress signals are asserted. : If the CHA TOR has too many PMM transactions, this signal will throttle outgoing MS2IDI traffic", 9355 "UMask": "0x10", 9356 "Unit": "M3UPI" 9357 }, 9358 { 9359 "BriefDescription": "Distress signal asserted : PMM Remote", 9360 "Counter": "0,1,2,3", 9361 "EventCode": "0xAF", 9362 "EventName": "UNC_M3UPI_DISTRESS_ASSERTED.PMM_NONLOCAL", 9363 "Experimental": "1", 9364 "PerPkg": "1", 9365 "PublicDescription": "Distress signal asserted : PMM Remote : Counts the number of cycles either the local or incoming distress signals are asserted. : If another CHA TOR has too many PMM transactions, this signal will throttle outgoing MS2IDI traffic", 9366 "UMask": "0x20", 9367 "Unit": "M3UPI" 9368 }, 9369 { 9370 "BriefDescription": "Distress signal asserted : Vertical", 9371 "Counter": "0,1,2,3", 9372 "EventCode": "0xAF", 9373 "EventName": "UNC_M3UPI_DISTRESS_ASSERTED.VERT", 9374 "Experimental": "1", 9375 "PerPkg": "1", 9376 "PublicDescription": "Distress signal asserted : Vertical : Counts the number of cycles either the local or incoming distress signals are asserted. : If IRQ egress is full, then agents will throttle outgoing AD IDI transactions", 9377 "UMask": "0x1", 9378 "Unit": "M3UPI" 9379 }, 9380 { 9381 "BriefDescription": "Egress Blocking due to Ordering requirements : Down", 9382 "Counter": "0,1,2,3", 9383 "EventCode": "0xBA", 9384 "EventName": "UNC_M3UPI_EGRESS_ORDERING.IV_SNOOPGO_DN", 9385 "Experimental": "1", 9386 "PerPkg": "1", 9387 "PublicDescription": "Egress Blocking due to Ordering requirements : Down : Counts number of cycles IV was blocked in the TGR Egress due to SNP/GO Ordering requirements", 9388 "UMask": "0x4", 9389 "Unit": "M3UPI" 9390 }, 9391 { 9392 "BriefDescription": "Egress Blocking due to Ordering requirements : Up", 9393 "Counter": "0,1,2,3", 9394 "EventCode": "0xBA", 9395 "EventName": "UNC_M3UPI_EGRESS_ORDERING.IV_SNOOPGO_UP", 9396 "Experimental": "1", 9397 "PerPkg": "1", 9398 "PublicDescription": "Egress Blocking due to Ordering requirements : Up : Counts number of cycles IV was blocked in the TGR Egress due to SNP/GO Ordering requirements", 9399 "UMask": "0x1", 9400 "Unit": "M3UPI" 9401 }, 9402 { 9403 "BriefDescription": "Horizontal AD Ring In Use : Left and Even", 9404 "Counter": "0,1,2,3", 9405 "EventCode": "0xB6", 9406 "EventName": "UNC_M3UPI_HORZ_RING_AD_IN_USE.LEFT_EVEN", 9407 "Experimental": "1", 9408 "PerPkg": "1", 9409 "PublicDescription": "Horizontal AD Ring In Use : Left and Even : Counts the number of cycles that the Horizontal AD ring is being used at this ring stop. This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop. We really have two rings -- a clockwise ring and a counter-clockwise ring. On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring. On the right side of the ring, this is reversed. The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring. In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.", 9410 "UMask": "0x1", 9411 "Unit": "M3UPI" 9412 }, 9413 { 9414 "BriefDescription": "Horizontal AD Ring In Use : Left and Odd", 9415 "Counter": "0,1,2,3", 9416 "EventCode": "0xB6", 9417 "EventName": "UNC_M3UPI_HORZ_RING_AD_IN_USE.LEFT_ODD", 9418 "Experimental": "1", 9419 "PerPkg": "1", 9420 "PublicDescription": "Horizontal AD Ring In Use : Left and Odd : Counts the number of cycles that the Horizontal AD ring is being used at this ring stop. This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop. We really have two rings -- a clockwise ring and a counter-clockwise ring. On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring. On the right side of the ring, this is reversed. The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring. In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.", 9421 "UMask": "0x2", 9422 "Unit": "M3UPI" 9423 }, 9424 { 9425 "BriefDescription": "Horizontal AD Ring In Use : Right and Even", 9426 "Counter": "0,1,2,3", 9427 "EventCode": "0xB6", 9428 "EventName": "UNC_M3UPI_HORZ_RING_AD_IN_USE.RIGHT_EVEN", 9429 "Experimental": "1", 9430 "PerPkg": "1", 9431 "PublicDescription": "Horizontal AD Ring In Use : Right and Even : Counts the number of cycles that the Horizontal AD ring is being used at this ring stop. This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop. We really have two rings -- a clockwise ring and a counter-clockwise ring. On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring. On the right side of the ring, this is reversed. The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring. In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.", 9432 "UMask": "0x4", 9433 "Unit": "M3UPI" 9434 }, 9435 { 9436 "BriefDescription": "Horizontal AD Ring In Use : Right and Odd", 9437 "Counter": "0,1,2,3", 9438 "EventCode": "0xB6", 9439 "EventName": "UNC_M3UPI_HORZ_RING_AD_IN_USE.RIGHT_ODD", 9440 "Experimental": "1", 9441 "PerPkg": "1", 9442 "PublicDescription": "Horizontal AD Ring In Use : Right and Odd : Counts the number of cycles that the Horizontal AD ring is being used at this ring stop. This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop. We really have two rings -- a clockwise ring and a counter-clockwise ring. On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring. On the right side of the ring, this is reversed. The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring. In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.", 9443 "UMask": "0x8", 9444 "Unit": "M3UPI" 9445 }, 9446 { 9447 "BriefDescription": "Horizontal AK Ring In Use : Left and Even", 9448 "Counter": "0,1,2,3", 9449 "EventCode": "0xBB", 9450 "EventName": "UNC_M3UPI_HORZ_RING_AKC_IN_USE.LEFT_EVEN", 9451 "Experimental": "1", 9452 "PerPkg": "1", 9453 "PublicDescription": "Horizontal AK Ring In Use : Left and Even : Counts the number of cycles that the Horizontal AKC ring is being used at this ring stop. This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings in JKT -- a clockwise ring and a counter-clockwise ring. On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring. On the right side of the ring, this is reversed. The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring. In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.", 9454 "UMask": "0x1", 9455 "Unit": "M3UPI" 9456 }, 9457 { 9458 "BriefDescription": "Horizontal AK Ring In Use : Left and Odd", 9459 "Counter": "0,1,2,3", 9460 "EventCode": "0xBB", 9461 "EventName": "UNC_M3UPI_HORZ_RING_AKC_IN_USE.LEFT_ODD", 9462 "Experimental": "1", 9463 "PerPkg": "1", 9464 "PublicDescription": "Horizontal AK Ring In Use : Left and Odd : Counts the number of cycles that the Horizontal AKC ring is being used at this ring stop. This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings in JKT -- a clockwise ring and a counter-clockwise ring. On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring. On the right side of the ring, this is reversed. The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring. In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.", 9465 "UMask": "0x2", 9466 "Unit": "M3UPI" 9467 }, 9468 { 9469 "BriefDescription": "Horizontal AK Ring In Use : Right and Even", 9470 "Counter": "0,1,2,3", 9471 "EventCode": "0xBB", 9472 "EventName": "UNC_M3UPI_HORZ_RING_AKC_IN_USE.RIGHT_EVEN", 9473 "Experimental": "1", 9474 "PerPkg": "1", 9475 "PublicDescription": "Horizontal AK Ring In Use : Right and Even : Counts the number of cycles that the Horizontal AKC ring is being used at this ring stop. This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings in JKT -- a clockwise ring and a counter-clockwise ring. On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring. On the right side of the ring, this is reversed. The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring. In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.", 9476 "UMask": "0x4", 9477 "Unit": "M3UPI" 9478 }, 9479 { 9480 "BriefDescription": "Horizontal AK Ring In Use : Right and Odd", 9481 "Counter": "0,1,2,3", 9482 "EventCode": "0xBB", 9483 "EventName": "UNC_M3UPI_HORZ_RING_AKC_IN_USE.RIGHT_ODD", 9484 "Experimental": "1", 9485 "PerPkg": "1", 9486 "PublicDescription": "Horizontal AK Ring In Use : Right and Odd : Counts the number of cycles that the Horizontal AKC ring is being used at this ring stop. This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings in JKT -- a clockwise ring and a counter-clockwise ring. On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring. On the right side of the ring, this is reversed. The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring. In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.", 9487 "UMask": "0x8", 9488 "Unit": "M3UPI" 9489 }, 9490 { 9491 "BriefDescription": "Horizontal AK Ring In Use : Left and Even", 9492 "Counter": "0,1,2,3", 9493 "EventCode": "0xB7", 9494 "EventName": "UNC_M3UPI_HORZ_RING_AK_IN_USE.LEFT_EVEN", 9495 "Experimental": "1", 9496 "PerPkg": "1", 9497 "PublicDescription": "Horizontal AK Ring In Use : Left and Even : Counts the number of cycles that the Horizontal AK ring is being used at this ring stop. This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring. On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring. On the right side of the ring, this is reversed. The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring. In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.", 9498 "UMask": "0x1", 9499 "Unit": "M3UPI" 9500 }, 9501 { 9502 "BriefDescription": "Horizontal AK Ring In Use : Left and Odd", 9503 "Counter": "0,1,2,3", 9504 "EventCode": "0xB7", 9505 "EventName": "UNC_M3UPI_HORZ_RING_AK_IN_USE.LEFT_ODD", 9506 "Experimental": "1", 9507 "PerPkg": "1", 9508 "PublicDescription": "Horizontal AK Ring In Use : Left and Odd : Counts the number of cycles that the Horizontal AK ring is being used at this ring stop. This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring. On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring. On the right side of the ring, this is reversed. The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring. In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.", 9509 "UMask": "0x2", 9510 "Unit": "M3UPI" 9511 }, 9512 { 9513 "BriefDescription": "Horizontal AK Ring In Use : Right and Even", 9514 "Counter": "0,1,2,3", 9515 "EventCode": "0xB7", 9516 "EventName": "UNC_M3UPI_HORZ_RING_AK_IN_USE.RIGHT_EVEN", 9517 "Experimental": "1", 9518 "PerPkg": "1", 9519 "PublicDescription": "Horizontal AK Ring In Use : Right and Even : Counts the number of cycles that the Horizontal AK ring is being used at this ring stop. This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring. On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring. On the right side of the ring, this is reversed. The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring. In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.", 9520 "UMask": "0x4", 9521 "Unit": "M3UPI" 9522 }, 9523 { 9524 "BriefDescription": "Horizontal AK Ring In Use : Right and Odd", 9525 "Counter": "0,1,2,3", 9526 "EventCode": "0xB7", 9527 "EventName": "UNC_M3UPI_HORZ_RING_AK_IN_USE.RIGHT_ODD", 9528 "Experimental": "1", 9529 "PerPkg": "1", 9530 "PublicDescription": "Horizontal AK Ring In Use : Right and Odd : Counts the number of cycles that the Horizontal AK ring is being used at this ring stop. This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring. On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring. On the right side of the ring, this is reversed. The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring. In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.", 9531 "UMask": "0x8", 9532 "Unit": "M3UPI" 9533 }, 9534 { 9535 "BriefDescription": "Horizontal BL Ring in Use : Left and Even", 9536 "Counter": "0,1,2,3", 9537 "EventCode": "0xB8", 9538 "EventName": "UNC_M3UPI_HORZ_RING_BL_IN_USE.LEFT_EVEN", 9539 "Experimental": "1", 9540 "PerPkg": "1", 9541 "PublicDescription": "Horizontal BL Ring in Use : Left and Even : Counts the number of cycles that the Horizontal BL ring is being used at this ring stop. This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring. On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring. On the right side of the ring, this is reversed. The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring. In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.", 9542 "UMask": "0x1", 9543 "Unit": "M3UPI" 9544 }, 9545 { 9546 "BriefDescription": "Horizontal BL Ring in Use : Left and Odd", 9547 "Counter": "0,1,2,3", 9548 "EventCode": "0xB8", 9549 "EventName": "UNC_M3UPI_HORZ_RING_BL_IN_USE.LEFT_ODD", 9550 "Experimental": "1", 9551 "PerPkg": "1", 9552 "PublicDescription": "Horizontal BL Ring in Use : Left and Odd : Counts the number of cycles that the Horizontal BL ring is being used at this ring stop. This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring. On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring. On the right side of the ring, this is reversed. The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring. In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.", 9553 "UMask": "0x2", 9554 "Unit": "M3UPI" 9555 }, 9556 { 9557 "BriefDescription": "Horizontal BL Ring in Use : Right and Even", 9558 "Counter": "0,1,2,3", 9559 "EventCode": "0xB8", 9560 "EventName": "UNC_M3UPI_HORZ_RING_BL_IN_USE.RIGHT_EVEN", 9561 "Experimental": "1", 9562 "PerPkg": "1", 9563 "PublicDescription": "Horizontal BL Ring in Use : Right and Even : Counts the number of cycles that the Horizontal BL ring is being used at this ring stop. This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring. On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring. On the right side of the ring, this is reversed. The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring. In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.", 9564 "UMask": "0x4", 9565 "Unit": "M3UPI" 9566 }, 9567 { 9568 "BriefDescription": "Horizontal BL Ring in Use : Right and Odd", 9569 "Counter": "0,1,2,3", 9570 "EventCode": "0xB8", 9571 "EventName": "UNC_M3UPI_HORZ_RING_BL_IN_USE.RIGHT_ODD", 9572 "Experimental": "1", 9573 "PerPkg": "1", 9574 "PublicDescription": "Horizontal BL Ring in Use : Right and Odd : Counts the number of cycles that the Horizontal BL ring is being used at this ring stop. This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring. On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring. On the right side of the ring, this is reversed. The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring. In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.", 9575 "UMask": "0x8", 9576 "Unit": "M3UPI" 9577 }, 9578 { 9579 "BriefDescription": "Horizontal IV Ring in Use : Left", 9580 "Counter": "0,1,2,3", 9581 "EventCode": "0xB9", 9582 "EventName": "UNC_M3UPI_HORZ_RING_IV_IN_USE.LEFT", 9583 "Experimental": "1", 9584 "PerPkg": "1", 9585 "PublicDescription": "Horizontal IV Ring in Use : Left : Counts the number of cycles that the Horizontal IV ring is being used at this ring stop. This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop. There is only 1 IV ring. Therefore, if one wants to monitor the Even ring, they should select both UP_EVEN and DN_EVEN. To monitor the Odd ring, they should select both UP_ODD and DN_ODD.", 9586 "UMask": "0x1", 9587 "Unit": "M3UPI" 9588 }, 9589 { 9590 "BriefDescription": "Horizontal IV Ring in Use : Right", 9591 "Counter": "0,1,2,3", 9592 "EventCode": "0xB9", 9593 "EventName": "UNC_M3UPI_HORZ_RING_IV_IN_USE.RIGHT", 9594 "Experimental": "1", 9595 "PerPkg": "1", 9596 "PublicDescription": "Horizontal IV Ring in Use : Right : Counts the number of cycles that the Horizontal IV ring is being used at this ring stop. This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop. There is only 1 IV ring. Therefore, if one wants to monitor the Even ring, they should select both UP_EVEN and DN_EVEN. To monitor the Odd ring, they should select both UP_ODD and DN_ODD.", 9597 "UMask": "0x4", 9598 "Unit": "M3UPI" 9599 }, 9600 { 9601 "BriefDescription": "M2 BL Credits Empty : IIO0 and IIO1 share the same ring destination. (1 VN0 credit only)", 9602 "Counter": "0,1,2,3", 9603 "EventCode": "0x23", 9604 "EventName": "UNC_M3UPI_M2_BL_CREDITS_EMPTY.IIO1_NCB", 9605 "Experimental": "1", 9606 "PerPkg": "1", 9607 "PublicDescription": "M2 BL Credits Empty : IIO0 and IIO1 share the same ring destination. (1 VN0 credit only) : No vn0 and vna credits available to send to M2", 9608 "UMask": "0x1", 9609 "Unit": "M3UPI" 9610 }, 9611 { 9612 "BriefDescription": "M2 BL Credits Empty : IIO2", 9613 "Counter": "0,1,2,3", 9614 "EventCode": "0x23", 9615 "EventName": "UNC_M3UPI_M2_BL_CREDITS_EMPTY.IIO2_NCB", 9616 "Experimental": "1", 9617 "PerPkg": "1", 9618 "PublicDescription": "M2 BL Credits Empty : IIO2 : No vn0 and vna credits available to send to M2", 9619 "UMask": "0x2", 9620 "Unit": "M3UPI" 9621 }, 9622 { 9623 "BriefDescription": "M2 BL Credits Empty : IIO3", 9624 "Counter": "0,1,2,3", 9625 "EventCode": "0x23", 9626 "EventName": "UNC_M3UPI_M2_BL_CREDITS_EMPTY.IIO3_NCB", 9627 "Experimental": "1", 9628 "PerPkg": "1", 9629 "PublicDescription": "M2 BL Credits Empty : IIO3 : No vn0 and vna credits available to send to M2", 9630 "UMask": "0x4", 9631 "Unit": "M3UPI" 9632 }, 9633 { 9634 "BriefDescription": "M2 BL Credits Empty : IIO4", 9635 "Counter": "0,1,2,3", 9636 "EventCode": "0x23", 9637 "EventName": "UNC_M3UPI_M2_BL_CREDITS_EMPTY.IIO4_NCB", 9638 "Experimental": "1", 9639 "PerPkg": "1", 9640 "PublicDescription": "M2 BL Credits Empty : IIO4 : No vn0 and vna credits available to send to M2", 9641 "UMask": "0x8", 9642 "Unit": "M3UPI" 9643 }, 9644 { 9645 "BriefDescription": "M2 BL Credits Empty : IIO5", 9646 "Counter": "0,1,2,3", 9647 "EventCode": "0x23", 9648 "EventName": "UNC_M3UPI_M2_BL_CREDITS_EMPTY.IIO5_NCB", 9649 "Experimental": "1", 9650 "PerPkg": "1", 9651 "PublicDescription": "M2 BL Credits Empty : IIO5 : No vn0 and vna credits available to send to M2", 9652 "UMask": "0x10", 9653 "Unit": "M3UPI" 9654 }, 9655 { 9656 "BriefDescription": "M2 BL Credits Empty : All IIO targets for NCS are in single mask. ORs them together", 9657 "Counter": "0,1,2,3", 9658 "EventCode": "0x23", 9659 "EventName": "UNC_M3UPI_M2_BL_CREDITS_EMPTY.NCS", 9660 "Experimental": "1", 9661 "PerPkg": "1", 9662 "PublicDescription": "M2 BL Credits Empty : All IIO targets for NCS are in single mask. ORs them together : No vn0 and vna credits available to send to M2", 9663 "UMask": "0x40", 9664 "Unit": "M3UPI" 9665 }, 9666 { 9667 "BriefDescription": "M2 BL Credits Empty : Selected M2p BL NCS credits", 9668 "Counter": "0,1,2,3", 9669 "EventCode": "0x23", 9670 "EventName": "UNC_M3UPI_M2_BL_CREDITS_EMPTY.NCS_SEL", 9671 "Experimental": "1", 9672 "PerPkg": "1", 9673 "PublicDescription": "M2 BL Credits Empty : Selected M2p BL NCS credits : No vn0 and vna credits available to send to M2", 9674 "UMask": "0x80", 9675 "Unit": "M3UPI" 9676 }, 9677 { 9678 "BriefDescription": "M2 BL Credits Empty : IIO5", 9679 "Counter": "0,1,2,3", 9680 "EventCode": "0x23", 9681 "EventName": "UNC_M3UPI_M2_BL_CREDITS_EMPTY.UBOX_NCB", 9682 "Experimental": "1", 9683 "PerPkg": "1", 9684 "PublicDescription": "M2 BL Credits Empty : IIO5 : No vn0 and vna credits available to send to M2", 9685 "UMask": "0x20", 9686 "Unit": "M3UPI" 9687 }, 9688 { 9689 "BriefDescription": "Miscellaneous Events (mostly from MS2IDI) : Number of cycles MBE is high for MS2IDI0", 9690 "Counter": "0,1,2,3", 9691 "EventCode": "0xE6", 9692 "EventName": "UNC_M3UPI_MISC_EXTERNAL.MBE_INST0", 9693 "Experimental": "1", 9694 "PerPkg": "1", 9695 "UMask": "0x1", 9696 "Unit": "M3UPI" 9697 }, 9698 { 9699 "BriefDescription": "Miscellaneous Events (mostly from MS2IDI) : Number of cycles MBE is high for MS2IDI1", 9700 "Counter": "0,1,2,3", 9701 "EventCode": "0xE6", 9702 "EventName": "UNC_M3UPI_MISC_EXTERNAL.MBE_INST1", 9703 "Experimental": "1", 9704 "PerPkg": "1", 9705 "UMask": "0x2", 9706 "Unit": "M3UPI" 9707 }, 9708 { 9709 "BriefDescription": "Multi Slot Flit Received : AD - Slot 0", 9710 "Counter": "0,1,2,3", 9711 "EventCode": "0x3E", 9712 "EventName": "UNC_M3UPI_MULTI_SLOT_RCVD.AD_SLOT0", 9713 "Experimental": "1", 9714 "PerPkg": "1", 9715 "PublicDescription": "Multi Slot Flit Received : AD - Slot 0 : Multi slot flit received - S0, S1 and/or S2 populated (can use AK S0/S1 masks for AK allocations)", 9716 "UMask": "0x1", 9717 "Unit": "M3UPI" 9718 }, 9719 { 9720 "BriefDescription": "Multi Slot Flit Received : AD - Slot 1", 9721 "Counter": "0,1,2,3", 9722 "EventCode": "0x3E", 9723 "EventName": "UNC_M3UPI_MULTI_SLOT_RCVD.AD_SLOT1", 9724 "Experimental": "1", 9725 "PerPkg": "1", 9726 "PublicDescription": "Multi Slot Flit Received : AD - Slot 1 : Multi slot flit received - S0, S1 and/or S2 populated (can use AK S0/S1 masks for AK allocations)", 9727 "UMask": "0x2", 9728 "Unit": "M3UPI" 9729 }, 9730 { 9731 "BriefDescription": "Multi Slot Flit Received : AD - Slot 2", 9732 "Counter": "0,1,2,3", 9733 "EventCode": "0x3E", 9734 "EventName": "UNC_M3UPI_MULTI_SLOT_RCVD.AD_SLOT2", 9735 "Experimental": "1", 9736 "PerPkg": "1", 9737 "PublicDescription": "Multi Slot Flit Received : AD - Slot 2 : Multi slot flit received - S0, S1 and/or S2 populated (can use AK S0/S1 masks for AK allocations)", 9738 "UMask": "0x4", 9739 "Unit": "M3UPI" 9740 }, 9741 { 9742 "BriefDescription": "Multi Slot Flit Received : AK - Slot 0", 9743 "Counter": "0,1,2,3", 9744 "EventCode": "0x3E", 9745 "EventName": "UNC_M3UPI_MULTI_SLOT_RCVD.AK_SLOT0", 9746 "Experimental": "1", 9747 "PerPkg": "1", 9748 "PublicDescription": "Multi Slot Flit Received : AK - Slot 0 : Multi slot flit received - S0, S1 and/or S2 populated (can use AK S0/S1 masks for AK allocations)", 9749 "UMask": "0x10", 9750 "Unit": "M3UPI" 9751 }, 9752 { 9753 "BriefDescription": "Multi Slot Flit Received : AK - Slot 2", 9754 "Counter": "0,1,2,3", 9755 "EventCode": "0x3E", 9756 "EventName": "UNC_M3UPI_MULTI_SLOT_RCVD.AK_SLOT2", 9757 "Experimental": "1", 9758 "PerPkg": "1", 9759 "PublicDescription": "Multi Slot Flit Received : AK - Slot 2 : Multi slot flit received - S0, S1 and/or S2 populated (can use AK S0/S1 masks for AK allocations)", 9760 "UMask": "0x20", 9761 "Unit": "M3UPI" 9762 }, 9763 { 9764 "BriefDescription": "Multi Slot Flit Received : BL - Slot 0", 9765 "Counter": "0,1,2,3", 9766 "EventCode": "0x3E", 9767 "EventName": "UNC_M3UPI_MULTI_SLOT_RCVD.BL_SLOT0", 9768 "Experimental": "1", 9769 "PerPkg": "1", 9770 "PublicDescription": "Multi Slot Flit Received : BL - Slot 0 : Multi slot flit received - S0, S1 and/or S2 populated (can use AK S0/S1 masks for AK allocations)", 9771 "UMask": "0x8", 9772 "Unit": "M3UPI" 9773 }, 9774 { 9775 "BriefDescription": "Messages that bounced on the Horizontal Ring. : AD", 9776 "Counter": "0,1,2,3", 9777 "EventCode": "0xAC", 9778 "EventName": "UNC_M3UPI_RING_BOUNCES_HORZ.AD", 9779 "Experimental": "1", 9780 "PerPkg": "1", 9781 "PublicDescription": "Messages that bounced on the Horizontal Ring. : AD : Number of cycles incoming messages from the Horizontal ring that were bounced, by ring type.", 9782 "UMask": "0x1", 9783 "Unit": "M3UPI" 9784 }, 9785 { 9786 "BriefDescription": "Messages that bounced on the Horizontal Ring. : AK", 9787 "Counter": "0,1,2,3", 9788 "EventCode": "0xAC", 9789 "EventName": "UNC_M3UPI_RING_BOUNCES_HORZ.AK", 9790 "Experimental": "1", 9791 "PerPkg": "1", 9792 "PublicDescription": "Messages that bounced on the Horizontal Ring. : AK : Number of cycles incoming messages from the Horizontal ring that were bounced, by ring type.", 9793 "UMask": "0x2", 9794 "Unit": "M3UPI" 9795 }, 9796 { 9797 "BriefDescription": "Messages that bounced on the Horizontal Ring. : BL", 9798 "Counter": "0,1,2,3", 9799 "EventCode": "0xAC", 9800 "EventName": "UNC_M3UPI_RING_BOUNCES_HORZ.BL", 9801 "Experimental": "1", 9802 "PerPkg": "1", 9803 "PublicDescription": "Messages that bounced on the Horizontal Ring. : BL : Number of cycles incoming messages from the Horizontal ring that were bounced, by ring type.", 9804 "UMask": "0x4", 9805 "Unit": "M3UPI" 9806 }, 9807 { 9808 "BriefDescription": "Messages that bounced on the Horizontal Ring. : IV", 9809 "Counter": "0,1,2,3", 9810 "EventCode": "0xAC", 9811 "EventName": "UNC_M3UPI_RING_BOUNCES_HORZ.IV", 9812 "Experimental": "1", 9813 "PerPkg": "1", 9814 "PublicDescription": "Messages that bounced on the Horizontal Ring. : IV : Number of cycles incoming messages from the Horizontal ring that were bounced, by ring type.", 9815 "UMask": "0x8", 9816 "Unit": "M3UPI" 9817 }, 9818 { 9819 "BriefDescription": "Messages that bounced on the Vertical Ring. : AD", 9820 "Counter": "0,1,2,3", 9821 "EventCode": "0xAA", 9822 "EventName": "UNC_M3UPI_RING_BOUNCES_VERT.AD", 9823 "Experimental": "1", 9824 "PerPkg": "1", 9825 "PublicDescription": "Messages that bounced on the Vertical Ring. : AD : Number of cycles incoming messages from the Vertical ring that were bounced, by ring type.", 9826 "UMask": "0x1", 9827 "Unit": "M3UPI" 9828 }, 9829 { 9830 "BriefDescription": "Messages that bounced on the Vertical Ring. : Acknowledgements to core", 9831 "Counter": "0,1,2,3", 9832 "EventCode": "0xAA", 9833 "EventName": "UNC_M3UPI_RING_BOUNCES_VERT.AK", 9834 "Experimental": "1", 9835 "PerPkg": "1", 9836 "PublicDescription": "Messages that bounced on the Vertical Ring. : Acknowledgements to core : Number of cycles incoming messages from the Vertical ring that were bounced, by ring type.", 9837 "UMask": "0x2", 9838 "Unit": "M3UPI" 9839 }, 9840 { 9841 "BriefDescription": "Messages that bounced on the Vertical Ring.", 9842 "Counter": "0,1,2,3", 9843 "EventCode": "0xAA", 9844 "EventName": "UNC_M3UPI_RING_BOUNCES_VERT.AKC", 9845 "Experimental": "1", 9846 "PerPkg": "1", 9847 "PublicDescription": "Messages that bounced on the Vertical Ring. : Number of cycles incoming messages from the Vertical ring that were bounced, by ring type.", 9848 "UMask": "0x10", 9849 "Unit": "M3UPI" 9850 }, 9851 { 9852 "BriefDescription": "Messages that bounced on the Vertical Ring. : Data Responses to core", 9853 "Counter": "0,1,2,3", 9854 "EventCode": "0xAA", 9855 "EventName": "UNC_M3UPI_RING_BOUNCES_VERT.BL", 9856 "Experimental": "1", 9857 "PerPkg": "1", 9858 "PublicDescription": "Messages that bounced on the Vertical Ring. : Data Responses to core : Number of cycles incoming messages from the Vertical ring that were bounced, by ring type.", 9859 "UMask": "0x4", 9860 "Unit": "M3UPI" 9861 }, 9862 { 9863 "BriefDescription": "Messages that bounced on the Vertical Ring. : Snoops of processor's cache.", 9864 "Counter": "0,1,2,3", 9865 "EventCode": "0xAA", 9866 "EventName": "UNC_M3UPI_RING_BOUNCES_VERT.IV", 9867 "Experimental": "1", 9868 "PerPkg": "1", 9869 "PublicDescription": "Messages that bounced on the Vertical Ring. : Snoops of processor's cache. : Number of cycles incoming messages from the Vertical ring that were bounced, by ring type.", 9870 "UMask": "0x8", 9871 "Unit": "M3UPI" 9872 }, 9873 { 9874 "BriefDescription": "Sink Starvation on Horizontal Ring : AD", 9875 "Counter": "0,1,2,3", 9876 "EventCode": "0xAD", 9877 "EventName": "UNC_M3UPI_RING_SINK_STARVED_HORZ.AD", 9878 "Experimental": "1", 9879 "PerPkg": "1", 9880 "UMask": "0x1", 9881 "Unit": "M3UPI" 9882 }, 9883 { 9884 "BriefDescription": "Sink Starvation on Horizontal Ring : AK", 9885 "Counter": "0,1,2,3", 9886 "EventCode": "0xAD", 9887 "EventName": "UNC_M3UPI_RING_SINK_STARVED_HORZ.AK", 9888 "Experimental": "1", 9889 "PerPkg": "1", 9890 "UMask": "0x2", 9891 "Unit": "M3UPI" 9892 }, 9893 { 9894 "BriefDescription": "Sink Starvation on Horizontal Ring : Acknowledgements to Agent 1", 9895 "Counter": "0,1,2,3", 9896 "EventCode": "0xAD", 9897 "EventName": "UNC_M3UPI_RING_SINK_STARVED_HORZ.AK_AG1", 9898 "Experimental": "1", 9899 "PerPkg": "1", 9900 "UMask": "0x20", 9901 "Unit": "M3UPI" 9902 }, 9903 { 9904 "BriefDescription": "Sink Starvation on Horizontal Ring : BL", 9905 "Counter": "0,1,2,3", 9906 "EventCode": "0xAD", 9907 "EventName": "UNC_M3UPI_RING_SINK_STARVED_HORZ.BL", 9908 "Experimental": "1", 9909 "PerPkg": "1", 9910 "UMask": "0x4", 9911 "Unit": "M3UPI" 9912 }, 9913 { 9914 "BriefDescription": "Sink Starvation on Horizontal Ring : IV", 9915 "Counter": "0,1,2,3", 9916 "EventCode": "0xAD", 9917 "EventName": "UNC_M3UPI_RING_SINK_STARVED_HORZ.IV", 9918 "Experimental": "1", 9919 "PerPkg": "1", 9920 "UMask": "0x8", 9921 "Unit": "M3UPI" 9922 }, 9923 { 9924 "BriefDescription": "Sink Starvation on Vertical Ring : AD", 9925 "Counter": "0,1,2,3", 9926 "EventCode": "0xAB", 9927 "EventName": "UNC_M3UPI_RING_SINK_STARVED_VERT.AD", 9928 "Experimental": "1", 9929 "PerPkg": "1", 9930 "UMask": "0x1", 9931 "Unit": "M3UPI" 9932 }, 9933 { 9934 "BriefDescription": "Sink Starvation on Vertical Ring : Acknowledgements to core", 9935 "Counter": "0,1,2,3", 9936 "EventCode": "0xAB", 9937 "EventName": "UNC_M3UPI_RING_SINK_STARVED_VERT.AK", 9938 "Experimental": "1", 9939 "PerPkg": "1", 9940 "UMask": "0x2", 9941 "Unit": "M3UPI" 9942 }, 9943 { 9944 "BriefDescription": "Sink Starvation on Vertical Ring", 9945 "Counter": "0,1,2,3", 9946 "EventCode": "0xAB", 9947 "EventName": "UNC_M3UPI_RING_SINK_STARVED_VERT.AKC", 9948 "Experimental": "1", 9949 "PerPkg": "1", 9950 "UMask": "0x10", 9951 "Unit": "M3UPI" 9952 }, 9953 { 9954 "BriefDescription": "Sink Starvation on Vertical Ring : Data Responses to core", 9955 "Counter": "0,1,2,3", 9956 "EventCode": "0xAB", 9957 "EventName": "UNC_M3UPI_RING_SINK_STARVED_VERT.BL", 9958 "Experimental": "1", 9959 "PerPkg": "1", 9960 "UMask": "0x4", 9961 "Unit": "M3UPI" 9962 }, 9963 { 9964 "BriefDescription": "Sink Starvation on Vertical Ring : Snoops of processor's cache.", 9965 "Counter": "0,1,2,3", 9966 "EventCode": "0xAB", 9967 "EventName": "UNC_M3UPI_RING_SINK_STARVED_VERT.IV", 9968 "Experimental": "1", 9969 "PerPkg": "1", 9970 "UMask": "0x8", 9971 "Unit": "M3UPI" 9972 }, 9973 { 9974 "BriefDescription": "Source Throttle", 9975 "Counter": "0,1,2,3", 9976 "EventCode": "0xae", 9977 "EventName": "UNC_M3UPI_RING_SRC_THRTL", 9978 "Experimental": "1", 9979 "PerPkg": "1", 9980 "Unit": "M3UPI" 9981 }, 9982 { 9983 "BriefDescription": "Lost Arb for VN0 : REQ on AD", 9984 "Counter": "0,1,2,3", 9985 "EventCode": "0x4B", 9986 "EventName": "UNC_M3UPI_RxC_ARB_LOST_VN0.AD_REQ", 9987 "Experimental": "1", 9988 "PerPkg": "1", 9989 "PublicDescription": "Lost Arb for VN0 : REQ on AD : VN0 message requested but lost arbitration : Home (REQ) messages on AD. REQ is generally used to send requests, request responses, and snoop responses.", 9990 "UMask": "0x1", 9991 "Unit": "M3UPI" 9992 }, 9993 { 9994 "BriefDescription": "Lost Arb for VN0 : RSP on AD", 9995 "Counter": "0,1,2,3", 9996 "EventCode": "0x4B", 9997 "EventName": "UNC_M3UPI_RxC_ARB_LOST_VN0.AD_RSP", 9998 "Experimental": "1", 9999 "PerPkg": "1", 10000 "PublicDescription": "Lost Arb for VN0 : RSP on AD : VN0 message requested but lost arbitration : Response (RSP) messages on AD. RSP packets are used to transmit a variety of protocol flits including grants and completions (CMP).", 10001 "UMask": "0x4", 10002 "Unit": "M3UPI" 10003 }, 10004 { 10005 "BriefDescription": "Lost Arb for VN0 : SNP on AD", 10006 "Counter": "0,1,2,3", 10007 "EventCode": "0x4B", 10008 "EventName": "UNC_M3UPI_RxC_ARB_LOST_VN0.AD_SNP", 10009 "Experimental": "1", 10010 "PerPkg": "1", 10011 "PublicDescription": "Lost Arb for VN0 : SNP on AD : VN0 message requested but lost arbitration : Snoops (SNP) messages on AD. SNP is used for outgoing snoops.", 10012 "UMask": "0x2", 10013 "Unit": "M3UPI" 10014 }, 10015 { 10016 "BriefDescription": "Lost Arb for VN0 : NCB on BL", 10017 "Counter": "0,1,2,3", 10018 "EventCode": "0x4B", 10019 "EventName": "UNC_M3UPI_RxC_ARB_LOST_VN0.BL_NCB", 10020 "Experimental": "1", 10021 "PerPkg": "1", 10022 "PublicDescription": "Lost Arb for VN0 : NCB on BL : VN0 message requested but lost arbitration : Non-Coherent Broadcast (NCB) messages on BL. NCB is generally used to transmit data without coherency. For example, non-coherent read data returns.", 10023 "UMask": "0x20", 10024 "Unit": "M3UPI" 10025 }, 10026 { 10027 "BriefDescription": "Lost Arb for VN0 : NCS on BL", 10028 "Counter": "0,1,2,3", 10029 "EventCode": "0x4B", 10030 "EventName": "UNC_M3UPI_RxC_ARB_LOST_VN0.BL_NCS", 10031 "Experimental": "1", 10032 "PerPkg": "1", 10033 "PublicDescription": "Lost Arb for VN0 : NCS on BL : VN0 message requested but lost arbitration : Non-Coherent Standard (NCS) messages on BL.", 10034 "UMask": "0x40", 10035 "Unit": "M3UPI" 10036 }, 10037 { 10038 "BriefDescription": "Lost Arb for VN0 : RSP on BL", 10039 "Counter": "0,1,2,3", 10040 "EventCode": "0x4B", 10041 "EventName": "UNC_M3UPI_RxC_ARB_LOST_VN0.BL_RSP", 10042 "Experimental": "1", 10043 "PerPkg": "1", 10044 "PublicDescription": "Lost Arb for VN0 : RSP on BL : VN0 message requested but lost arbitration : Response (RSP) messages on BL. RSP packets are used to transmit a variety of protocol flits including grants and completions (CMP).", 10045 "UMask": "0x8", 10046 "Unit": "M3UPI" 10047 }, 10048 { 10049 "BriefDescription": "Lost Arb for VN0 : WB on BL", 10050 "Counter": "0,1,2,3", 10051 "EventCode": "0x4B", 10052 "EventName": "UNC_M3UPI_RxC_ARB_LOST_VN0.BL_WB", 10053 "Experimental": "1", 10054 "PerPkg": "1", 10055 "PublicDescription": "Lost Arb for VN0 : WB on BL : VN0 message requested but lost arbitration : Data Response (WB) messages on BL. WB is generally used to transmit data with coherency. For example, remote reads and writes, or cache to cache transfers will transmit their data using WB.", 10056 "UMask": "0x10", 10057 "Unit": "M3UPI" 10058 }, 10059 { 10060 "BriefDescription": "Lost Arb for VN1 : REQ on AD", 10061 "Counter": "0,1,2,3", 10062 "EventCode": "0x4C", 10063 "EventName": "UNC_M3UPI_RxC_ARB_LOST_VN1.AD_REQ", 10064 "Experimental": "1", 10065 "PerPkg": "1", 10066 "PublicDescription": "Lost Arb for VN1 : REQ on AD : VN1 message requested but lost arbitration : Home (REQ) messages on AD. REQ is generally used to send requests, request responses, and snoop responses.", 10067 "UMask": "0x1", 10068 "Unit": "M3UPI" 10069 }, 10070 { 10071 "BriefDescription": "Lost Arb for VN1 : RSP on AD", 10072 "Counter": "0,1,2,3", 10073 "EventCode": "0x4C", 10074 "EventName": "UNC_M3UPI_RxC_ARB_LOST_VN1.AD_RSP", 10075 "Experimental": "1", 10076 "PerPkg": "1", 10077 "PublicDescription": "Lost Arb for VN1 : RSP on AD : VN1 message requested but lost arbitration : Response (RSP) messages on AD. RSP packets are used to transmit a variety of protocol flits including grants and completions (CMP).", 10078 "UMask": "0x4", 10079 "Unit": "M3UPI" 10080 }, 10081 { 10082 "BriefDescription": "Lost Arb for VN1 : SNP on AD", 10083 "Counter": "0,1,2,3", 10084 "EventCode": "0x4C", 10085 "EventName": "UNC_M3UPI_RxC_ARB_LOST_VN1.AD_SNP", 10086 "Experimental": "1", 10087 "PerPkg": "1", 10088 "PublicDescription": "Lost Arb for VN1 : SNP on AD : VN1 message requested but lost arbitration : Snoops (SNP) messages on AD. SNP is used for outgoing snoops.", 10089 "UMask": "0x2", 10090 "Unit": "M3UPI" 10091 }, 10092 { 10093 "BriefDescription": "Lost Arb for VN1 : NCB on BL", 10094 "Counter": "0,1,2,3", 10095 "EventCode": "0x4C", 10096 "EventName": "UNC_M3UPI_RxC_ARB_LOST_VN1.BL_NCB", 10097 "Experimental": "1", 10098 "PerPkg": "1", 10099 "PublicDescription": "Lost Arb for VN1 : NCB on BL : VN1 message requested but lost arbitration : Non-Coherent Broadcast (NCB) messages on BL. NCB is generally used to transmit data without coherency. For example, non-coherent read data returns.", 10100 "UMask": "0x20", 10101 "Unit": "M3UPI" 10102 }, 10103 { 10104 "BriefDescription": "Lost Arb for VN1 : NCS on BL", 10105 "Counter": "0,1,2,3", 10106 "EventCode": "0x4C", 10107 "EventName": "UNC_M3UPI_RxC_ARB_LOST_VN1.BL_NCS", 10108 "Experimental": "1", 10109 "PerPkg": "1", 10110 "PublicDescription": "Lost Arb for VN1 : NCS on BL : VN1 message requested but lost arbitration : Non-Coherent Standard (NCS) messages on BL.", 10111 "UMask": "0x40", 10112 "Unit": "M3UPI" 10113 }, 10114 { 10115 "BriefDescription": "Lost Arb for VN1 : RSP on BL", 10116 "Counter": "0,1,2,3", 10117 "EventCode": "0x4C", 10118 "EventName": "UNC_M3UPI_RxC_ARB_LOST_VN1.BL_RSP", 10119 "Experimental": "1", 10120 "PerPkg": "1", 10121 "PublicDescription": "Lost Arb for VN1 : RSP on BL : VN1 message requested but lost arbitration : Response (RSP) messages on BL. RSP packets are used to transmit a variety of protocol flits including grants and completions (CMP).", 10122 "UMask": "0x8", 10123 "Unit": "M3UPI" 10124 }, 10125 { 10126 "BriefDescription": "Lost Arb for VN1 : WB on BL", 10127 "Counter": "0,1,2,3", 10128 "EventCode": "0x4C", 10129 "EventName": "UNC_M3UPI_RxC_ARB_LOST_VN1.BL_WB", 10130 "Experimental": "1", 10131 "PerPkg": "1", 10132 "PublicDescription": "Lost Arb for VN1 : WB on BL : VN1 message requested but lost arbitration : Data Response (WB) messages on BL. WB is generally used to transmit data with coherency. For example, remote reads and writes, or cache to cache transfers will transmit their data using WB.", 10133 "UMask": "0x10", 10134 "Unit": "M3UPI" 10135 }, 10136 { 10137 "BriefDescription": "Arb Miscellaneous : AD, BL Parallel Win VN0", 10138 "Counter": "0,1,2,3", 10139 "EventCode": "0x4D", 10140 "EventName": "UNC_M3UPI_RxC_ARB_MISC.ADBL_PARALLEL_WIN_VN0", 10141 "Experimental": "1", 10142 "PerPkg": "1", 10143 "PublicDescription": "Arb Miscellaneous : AD, BL Parallel Win VN0 : AD and BL messages won arbitration concurrently / in parallel", 10144 "UMask": "0x10", 10145 "Unit": "M3UPI" 10146 }, 10147 { 10148 "BriefDescription": "Arb Miscellaneous : AD, BL Parallel Win VN1", 10149 "Counter": "0,1,2,3", 10150 "EventCode": "0x4D", 10151 "EventName": "UNC_M3UPI_RxC_ARB_MISC.ADBL_PARALLEL_WIN_VN1", 10152 "Experimental": "1", 10153 "PerPkg": "1", 10154 "PublicDescription": "Arb Miscellaneous : AD, BL Parallel Win VN1 : AD and BL messages won arbitration concurrently / in parallel", 10155 "UMask": "0x20", 10156 "Unit": "M3UPI" 10157 }, 10158 { 10159 "BriefDescription": "Arb Miscellaneous : Max Parallel Win", 10160 "Counter": "0,1,2,3", 10161 "EventCode": "0x4D", 10162 "EventName": "UNC_M3UPI_RxC_ARB_MISC.ALL_PARALLEL_WIN", 10163 "Experimental": "1", 10164 "PerPkg": "1", 10165 "PublicDescription": "Arb Miscellaneous : Max Parallel Win : VN0 and VN1 arbitration sub-pipelines both produced AD and BL winners (maximum possible parallel winners)", 10166 "UMask": "0x80", 10167 "Unit": "M3UPI" 10168 }, 10169 { 10170 "BriefDescription": "Arb Miscellaneous : No Progress on Pending AD VN0", 10171 "Counter": "0,1,2,3", 10172 "EventCode": "0x4D", 10173 "EventName": "UNC_M3UPI_RxC_ARB_MISC.NO_PROG_AD_VN0", 10174 "Experimental": "1", 10175 "PerPkg": "1", 10176 "PublicDescription": "Arb Miscellaneous : No Progress on Pending AD VN0 : Arbitration stage made no progress on pending ad vn0 messages because slotting stage cannot accept new message", 10177 "UMask": "0x1", 10178 "Unit": "M3UPI" 10179 }, 10180 { 10181 "BriefDescription": "Arb Miscellaneous : No Progress on Pending AD VN1", 10182 "Counter": "0,1,2,3", 10183 "EventCode": "0x4D", 10184 "EventName": "UNC_M3UPI_RxC_ARB_MISC.NO_PROG_AD_VN1", 10185 "Experimental": "1", 10186 "PerPkg": "1", 10187 "PublicDescription": "Arb Miscellaneous : No Progress on Pending AD VN1 : Arbitration stage made no progress on pending ad vn1 messages because slotting stage cannot accept new message", 10188 "UMask": "0x2", 10189 "Unit": "M3UPI" 10190 }, 10191 { 10192 "BriefDescription": "Arb Miscellaneous : No Progress on Pending BL VN0", 10193 "Counter": "0,1,2,3", 10194 "EventCode": "0x4D", 10195 "EventName": "UNC_M3UPI_RxC_ARB_MISC.NO_PROG_BL_VN0", 10196 "Experimental": "1", 10197 "PerPkg": "1", 10198 "PublicDescription": "Arb Miscellaneous : No Progress on Pending BL VN0 : Arbitration stage made no progress on pending bl vn0 messages because slotting stage cannot accept new message", 10199 "UMask": "0x4", 10200 "Unit": "M3UPI" 10201 }, 10202 { 10203 "BriefDescription": "Arb Miscellaneous : No Progress on Pending BL VN1", 10204 "Counter": "0,1,2,3", 10205 "EventCode": "0x4D", 10206 "EventName": "UNC_M3UPI_RxC_ARB_MISC.NO_PROG_BL_VN1", 10207 "Experimental": "1", 10208 "PerPkg": "1", 10209 "PublicDescription": "Arb Miscellaneous : No Progress on Pending BL VN1 : Arbitration stage made no progress on pending bl vn1 messages because slotting stage cannot accept new message", 10210 "UMask": "0x8", 10211 "Unit": "M3UPI" 10212 }, 10213 { 10214 "BriefDescription": "Arb Miscellaneous : VN0, VN1 Parallel Win", 10215 "Counter": "0,1,2,3", 10216 "EventCode": "0x4D", 10217 "EventName": "UNC_M3UPI_RxC_ARB_MISC.VN01_PARALLEL_WIN", 10218 "Experimental": "1", 10219 "PerPkg": "1", 10220 "PublicDescription": "Arb Miscellaneous : VN0, VN1 Parallel Win : VN0 and VN1 arbitration sub-pipelines had parallel winners (at least one AD or BL on each side)", 10221 "UMask": "0x40", 10222 "Unit": "M3UPI" 10223 }, 10224 { 10225 "BriefDescription": "No Credits to Arb for VN0 : REQ on AD", 10226 "Counter": "0,1,2,3", 10227 "EventCode": "0x47", 10228 "EventName": "UNC_M3UPI_RxC_ARB_NOCRD_VN0.AD_REQ", 10229 "Experimental": "1", 10230 "PerPkg": "1", 10231 "PublicDescription": "No Credits to Arb for VN0 : REQ on AD : VN0 message is blocked from requesting arbitration due to lack of remote UPI credits : Home (REQ) messages on AD. REQ is generally used to send requests, request responses, and snoop responses.", 10232 "UMask": "0x1", 10233 "Unit": "M3UPI" 10234 }, 10235 { 10236 "BriefDescription": "No Credits to Arb for VN0 : RSP on AD", 10237 "Counter": "0,1,2,3", 10238 "EventCode": "0x47", 10239 "EventName": "UNC_M3UPI_RxC_ARB_NOCRD_VN0.AD_RSP", 10240 "Experimental": "1", 10241 "PerPkg": "1", 10242 "PublicDescription": "No Credits to Arb for VN0 : RSP on AD : VN0 message is blocked from requesting arbitration due to lack of remote UPI credits : Response (RSP) messages on AD. RSP packets are used to transmit a variety of protocol flits including grants and completions (CMP).", 10243 "UMask": "0x4", 10244 "Unit": "M3UPI" 10245 }, 10246 { 10247 "BriefDescription": "No Credits to Arb for VN0 : SNP on AD", 10248 "Counter": "0,1,2,3", 10249 "EventCode": "0x47", 10250 "EventName": "UNC_M3UPI_RxC_ARB_NOCRD_VN0.AD_SNP", 10251 "Experimental": "1", 10252 "PerPkg": "1", 10253 "PublicDescription": "No Credits to Arb for VN0 : SNP on AD : VN0 message is blocked from requesting arbitration due to lack of remote UPI credits : Snoops (SNP) messages on AD. SNP is used for outgoing snoops.", 10254 "UMask": "0x2", 10255 "Unit": "M3UPI" 10256 }, 10257 { 10258 "BriefDescription": "No Credits to Arb for VN0 : NCB on BL", 10259 "Counter": "0,1,2,3", 10260 "EventCode": "0x47", 10261 "EventName": "UNC_M3UPI_RxC_ARB_NOCRD_VN0.BL_NCB", 10262 "Experimental": "1", 10263 "PerPkg": "1", 10264 "PublicDescription": "No Credits to Arb for VN0 : NCB on BL : VN0 message is blocked from requesting arbitration due to lack of remote UPI credits : Non-Coherent Broadcast (NCB) messages on BL. NCB is generally used to transmit data without coherency. For example, non-coherent read data returns.", 10265 "UMask": "0x20", 10266 "Unit": "M3UPI" 10267 }, 10268 { 10269 "BriefDescription": "No Credits to Arb for VN0 : NCS on BL", 10270 "Counter": "0,1,2,3", 10271 "EventCode": "0x47", 10272 "EventName": "UNC_M3UPI_RxC_ARB_NOCRD_VN0.BL_NCS", 10273 "Experimental": "1", 10274 "PerPkg": "1", 10275 "PublicDescription": "No Credits to Arb for VN0 : NCS on BL : VN0 message is blocked from requesting arbitration due to lack of remote UPI credits : Non-Coherent Standard (NCS) messages on BL.", 10276 "UMask": "0x40", 10277 "Unit": "M3UPI" 10278 }, 10279 { 10280 "BriefDescription": "No Credits to Arb for VN0 : RSP on BL", 10281 "Counter": "0,1,2,3", 10282 "EventCode": "0x47", 10283 "EventName": "UNC_M3UPI_RxC_ARB_NOCRD_VN0.BL_RSP", 10284 "Experimental": "1", 10285 "PerPkg": "1", 10286 "PublicDescription": "No Credits to Arb for VN0 : RSP on BL : VN0 message is blocked from requesting arbitration due to lack of remote UPI credits : Response (RSP) messages on BL. RSP packets are used to transmit a variety of protocol flits including grants and completions (CMP).", 10287 "UMask": "0x8", 10288 "Unit": "M3UPI" 10289 }, 10290 { 10291 "BriefDescription": "No Credits to Arb for VN0 : WB on BL", 10292 "Counter": "0,1,2,3", 10293 "EventCode": "0x47", 10294 "EventName": "UNC_M3UPI_RxC_ARB_NOCRD_VN0.BL_WB", 10295 "Experimental": "1", 10296 "PerPkg": "1", 10297 "PublicDescription": "No Credits to Arb for VN0 : WB on BL : VN0 message is blocked from requesting arbitration due to lack of remote UPI credits : Data Response (WB) messages on BL. WB is generally used to transmit data with coherency. For example, remote reads and writes, or cache to cache transfers will transmit their data using WB.", 10298 "UMask": "0x10", 10299 "Unit": "M3UPI" 10300 }, 10301 { 10302 "BriefDescription": "No Credits to Arb for VN1 : REQ on AD", 10303 "Counter": "0,1,2,3", 10304 "EventCode": "0x48", 10305 "EventName": "UNC_M3UPI_RxC_ARB_NOCRD_VN1.AD_REQ", 10306 "Experimental": "1", 10307 "PerPkg": "1", 10308 "PublicDescription": "No Credits to Arb for VN1 : REQ on AD : VN1 message is blocked from requesting arbitration due to lack of remote UPI credits : Home (REQ) messages on AD. REQ is generally used to send requests, request responses, and snoop responses.", 10309 "UMask": "0x1", 10310 "Unit": "M3UPI" 10311 }, 10312 { 10313 "BriefDescription": "No Credits to Arb for VN1 : RSP on AD", 10314 "Counter": "0,1,2,3", 10315 "EventCode": "0x48", 10316 "EventName": "UNC_M3UPI_RxC_ARB_NOCRD_VN1.AD_RSP", 10317 "Experimental": "1", 10318 "PerPkg": "1", 10319 "PublicDescription": "No Credits to Arb for VN1 : RSP on AD : VN1 message is blocked from requesting arbitration due to lack of remote UPI credits : Response (RSP) messages on AD. RSP packets are used to transmit a variety of protocol flits including grants and completions (CMP).", 10320 "UMask": "0x4", 10321 "Unit": "M3UPI" 10322 }, 10323 { 10324 "BriefDescription": "No Credits to Arb for VN1 : SNP on AD", 10325 "Counter": "0,1,2,3", 10326 "EventCode": "0x48", 10327 "EventName": "UNC_M3UPI_RxC_ARB_NOCRD_VN1.AD_SNP", 10328 "Experimental": "1", 10329 "PerPkg": "1", 10330 "PublicDescription": "No Credits to Arb for VN1 : SNP on AD : VN1 message is blocked from requesting arbitration due to lack of remote UPI credits : Snoops (SNP) messages on AD. SNP is used for outgoing snoops.", 10331 "UMask": "0x2", 10332 "Unit": "M3UPI" 10333 }, 10334 { 10335 "BriefDescription": "No Credits to Arb for VN1 : NCB on BL", 10336 "Counter": "0,1,2,3", 10337 "EventCode": "0x48", 10338 "EventName": "UNC_M3UPI_RxC_ARB_NOCRD_VN1.BL_NCB", 10339 "Experimental": "1", 10340 "PerPkg": "1", 10341 "PublicDescription": "No Credits to Arb for VN1 : NCB on BL : VN1 message is blocked from requesting arbitration due to lack of remote UPI credits : Non-Coherent Broadcast (NCB) messages on BL. NCB is generally used to transmit data without coherency. For example, non-coherent read data returns.", 10342 "UMask": "0x20", 10343 "Unit": "M3UPI" 10344 }, 10345 { 10346 "BriefDescription": "No Credits to Arb for VN1 : NCS on BL", 10347 "Counter": "0,1,2,3", 10348 "EventCode": "0x48", 10349 "EventName": "UNC_M3UPI_RxC_ARB_NOCRD_VN1.BL_NCS", 10350 "Experimental": "1", 10351 "PerPkg": "1", 10352 "PublicDescription": "No Credits to Arb for VN1 : NCS on BL : VN1 message is blocked from requesting arbitration due to lack of remote UPI credits : Non-Coherent Standard (NCS) messages on BL.", 10353 "UMask": "0x40", 10354 "Unit": "M3UPI" 10355 }, 10356 { 10357 "BriefDescription": "No Credits to Arb for VN1 : RSP on BL", 10358 "Counter": "0,1,2,3", 10359 "EventCode": "0x48", 10360 "EventName": "UNC_M3UPI_RxC_ARB_NOCRD_VN1.BL_RSP", 10361 "Experimental": "1", 10362 "PerPkg": "1", 10363 "PublicDescription": "No Credits to Arb for VN1 : RSP on BL : VN1 message is blocked from requesting arbitration due to lack of remote UPI credits : Response (RSP) messages on BL. RSP packets are used to transmit a variety of protocol flits including grants and completions (CMP).", 10364 "UMask": "0x8", 10365 "Unit": "M3UPI" 10366 }, 10367 { 10368 "BriefDescription": "No Credits to Arb for VN1 : WB on BL", 10369 "Counter": "0,1,2,3", 10370 "EventCode": "0x48", 10371 "EventName": "UNC_M3UPI_RxC_ARB_NOCRD_VN1.BL_WB", 10372 "Experimental": "1", 10373 "PerPkg": "1", 10374 "PublicDescription": "No Credits to Arb for VN1 : WB on BL : VN1 message is blocked from requesting arbitration due to lack of remote UPI credits : Data Response (WB) messages on BL. WB is generally used to transmit data with coherency. For example, remote reads and writes, or cache to cache transfers will transmit their data using WB.", 10375 "UMask": "0x10", 10376 "Unit": "M3UPI" 10377 }, 10378 { 10379 "BriefDescription": "Can't Arb for VN0 : REQ on AD", 10380 "Counter": "0,1,2,3", 10381 "EventCode": "0x49", 10382 "EventName": "UNC_M3UPI_RxC_ARB_NOREQ_VN0.AD_REQ", 10383 "Experimental": "1", 10384 "PerPkg": "1", 10385 "PublicDescription": "Can't Arb for VN0 : REQ on AD : VN0 message was not able to request arbitration while some other message won arbitration : Home (REQ) messages on AD. REQ is generally used to send requests, request responses, and snoop responses.", 10386 "UMask": "0x1", 10387 "Unit": "M3UPI" 10388 }, 10389 { 10390 "BriefDescription": "Can't Arb for VN0 : RSP on AD", 10391 "Counter": "0,1,2,3", 10392 "EventCode": "0x49", 10393 "EventName": "UNC_M3UPI_RxC_ARB_NOREQ_VN0.AD_RSP", 10394 "Experimental": "1", 10395 "PerPkg": "1", 10396 "PublicDescription": "Can't Arb for VN0 : RSP on AD : VN0 message was not able to request arbitration while some other message won arbitration : Response (RSP) messages on AD. RSP packets are used to transmit a variety of protocol flits including grants and completions (CMP).", 10397 "UMask": "0x4", 10398 "Unit": "M3UPI" 10399 }, 10400 { 10401 "BriefDescription": "Can't Arb for VN0 : SNP on AD", 10402 "Counter": "0,1,2,3", 10403 "EventCode": "0x49", 10404 "EventName": "UNC_M3UPI_RxC_ARB_NOREQ_VN0.AD_SNP", 10405 "Experimental": "1", 10406 "PerPkg": "1", 10407 "PublicDescription": "Can't Arb for VN0 : SNP on AD : VN0 message was not able to request arbitration while some other message won arbitration : Snoops (SNP) messages on AD. SNP is used for outgoing snoops.", 10408 "UMask": "0x2", 10409 "Unit": "M3UPI" 10410 }, 10411 { 10412 "BriefDescription": "Can't Arb for VN0 : NCB on BL", 10413 "Counter": "0,1,2,3", 10414 "EventCode": "0x49", 10415 "EventName": "UNC_M3UPI_RxC_ARB_NOREQ_VN0.BL_NCB", 10416 "Experimental": "1", 10417 "PerPkg": "1", 10418 "PublicDescription": "Can't Arb for VN0 : NCB on BL : VN0 message was not able to request arbitration while some other message won arbitration : Non-Coherent Broadcast (NCB) messages on BL. NCB is generally used to transmit data without coherency. For example, non-coherent read data returns.", 10419 "UMask": "0x20", 10420 "Unit": "M3UPI" 10421 }, 10422 { 10423 "BriefDescription": "Can't Arb for VN0 : NCS on BL", 10424 "Counter": "0,1,2,3", 10425 "EventCode": "0x49", 10426 "EventName": "UNC_M3UPI_RxC_ARB_NOREQ_VN0.BL_NCS", 10427 "Experimental": "1", 10428 "PerPkg": "1", 10429 "PublicDescription": "Can't Arb for VN0 : NCS on BL : VN0 message was not able to request arbitration while some other message won arbitration : Non-Coherent Standard (NCS) messages on BL.", 10430 "UMask": "0x40", 10431 "Unit": "M3UPI" 10432 }, 10433 { 10434 "BriefDescription": "Can't Arb for VN0 : RSP on BL", 10435 "Counter": "0,1,2,3", 10436 "EventCode": "0x49", 10437 "EventName": "UNC_M3UPI_RxC_ARB_NOREQ_VN0.BL_RSP", 10438 "Experimental": "1", 10439 "PerPkg": "1", 10440 "PublicDescription": "Can't Arb for VN0 : RSP on BL : VN0 message was not able to request arbitration while some other message won arbitration : Response (RSP) messages on BL. RSP packets are used to transmit a variety of protocol flits including grants and completions (CMP).", 10441 "UMask": "0x8", 10442 "Unit": "M3UPI" 10443 }, 10444 { 10445 "BriefDescription": "Can't Arb for VN0 : WB on BL", 10446 "Counter": "0,1,2,3", 10447 "EventCode": "0x49", 10448 "EventName": "UNC_M3UPI_RxC_ARB_NOREQ_VN0.BL_WB", 10449 "Experimental": "1", 10450 "PerPkg": "1", 10451 "PublicDescription": "Can't Arb for VN0 : WB on BL : VN0 message was not able to request arbitration while some other message won arbitration : Data Response (WB) messages on BL. WB is generally used to transmit data with coherency. For example, remote reads and writes, or cache to cache transfers will transmit their data using WB.", 10452 "UMask": "0x10", 10453 "Unit": "M3UPI" 10454 }, 10455 { 10456 "BriefDescription": "Can't Arb for VN1 : REQ on AD", 10457 "Counter": "0,1,2,3", 10458 "EventCode": "0x4A", 10459 "EventName": "UNC_M3UPI_RxC_ARB_NOREQ_VN1.AD_REQ", 10460 "Experimental": "1", 10461 "PerPkg": "1", 10462 "PublicDescription": "Can't Arb for VN1 : REQ on AD : VN1 message was not able to request arbitration while some other message won arbitration : Home (REQ) messages on AD. REQ is generally used to send requests, request responses, and snoop responses.", 10463 "UMask": "0x1", 10464 "Unit": "M3UPI" 10465 }, 10466 { 10467 "BriefDescription": "Can't Arb for VN1 : RSP on AD", 10468 "Counter": "0,1,2,3", 10469 "EventCode": "0x4A", 10470 "EventName": "UNC_M3UPI_RxC_ARB_NOREQ_VN1.AD_RSP", 10471 "Experimental": "1", 10472 "PerPkg": "1", 10473 "PublicDescription": "Can't Arb for VN1 : RSP on AD : VN1 message was not able to request arbitration while some other message won arbitration : Response (RSP) messages on AD. RSP packets are used to transmit a variety of protocol flits including grants and completions (CMP).", 10474 "UMask": "0x4", 10475 "Unit": "M3UPI" 10476 }, 10477 { 10478 "BriefDescription": "Can't Arb for VN1 : SNP on AD", 10479 "Counter": "0,1,2,3", 10480 "EventCode": "0x4A", 10481 "EventName": "UNC_M3UPI_RxC_ARB_NOREQ_VN1.AD_SNP", 10482 "Experimental": "1", 10483 "PerPkg": "1", 10484 "PublicDescription": "Can't Arb for VN1 : SNP on AD : VN1 message was not able to request arbitration while some other message won arbitration : Snoops (SNP) messages on AD. SNP is used for outgoing snoops.", 10485 "UMask": "0x2", 10486 "Unit": "M3UPI" 10487 }, 10488 { 10489 "BriefDescription": "Can't Arb for VN1 : NCB on BL", 10490 "Counter": "0,1,2,3", 10491 "EventCode": "0x4A", 10492 "EventName": "UNC_M3UPI_RxC_ARB_NOREQ_VN1.BL_NCB", 10493 "Experimental": "1", 10494 "PerPkg": "1", 10495 "PublicDescription": "Can't Arb for VN1 : NCB on BL : VN1 message was not able to request arbitration while some other message won arbitration : Non-Coherent Broadcast (NCB) messages on BL. NCB is generally used to transmit data without coherency. For example, non-coherent read data returns.", 10496 "UMask": "0x20", 10497 "Unit": "M3UPI" 10498 }, 10499 { 10500 "BriefDescription": "Can't Arb for VN1 : NCS on BL", 10501 "Counter": "0,1,2,3", 10502 "EventCode": "0x4A", 10503 "EventName": "UNC_M3UPI_RxC_ARB_NOREQ_VN1.BL_NCS", 10504 "Experimental": "1", 10505 "PerPkg": "1", 10506 "PublicDescription": "Can't Arb for VN1 : NCS on BL : VN1 message was not able to request arbitration while some other message won arbitration : Non-Coherent Standard (NCS) messages on BL.", 10507 "UMask": "0x40", 10508 "Unit": "M3UPI" 10509 }, 10510 { 10511 "BriefDescription": "Can't Arb for VN1 : RSP on BL", 10512 "Counter": "0,1,2,3", 10513 "EventCode": "0x4A", 10514 "EventName": "UNC_M3UPI_RxC_ARB_NOREQ_VN1.BL_RSP", 10515 "Experimental": "1", 10516 "PerPkg": "1", 10517 "PublicDescription": "Can't Arb for VN1 : RSP on BL : VN1 message was not able to request arbitration while some other message won arbitration : Response (RSP) messages on BL. RSP packets are used to transmit a variety of protocol flits including grants and completions (CMP).", 10518 "UMask": "0x8", 10519 "Unit": "M3UPI" 10520 }, 10521 { 10522 "BriefDescription": "Can't Arb for VN1 : WB on BL", 10523 "Counter": "0,1,2,3", 10524 "EventCode": "0x4A", 10525 "EventName": "UNC_M3UPI_RxC_ARB_NOREQ_VN1.BL_WB", 10526 "Experimental": "1", 10527 "PerPkg": "1", 10528 "PublicDescription": "Can't Arb for VN1 : WB on BL : VN1 message was not able to request arbitration while some other message won arbitration : Data Response (WB) messages on BL. WB is generally used to transmit data with coherency. For example, remote reads and writes, or cache to cache transfers will transmit their data using WB.", 10529 "UMask": "0x10", 10530 "Unit": "M3UPI" 10531 }, 10532 { 10533 "BriefDescription": "Ingress Queue Bypasses : AD to Slot 0 on BL Arb", 10534 "Counter": "0,1,2", 10535 "EventCode": "0x40", 10536 "EventName": "UNC_M3UPI_RxC_BYPASSED.AD_S0_BL_ARB", 10537 "Experimental": "1", 10538 "PerPkg": "1", 10539 "PublicDescription": "Ingress Queue Bypasses : AD to Slot 0 on BL Arb : Number of times message is bypassed around the Ingress Queue : AD is taking bypass to slot 0 of independent flit while bl message is in arbitration", 10540 "UMask": "0x2", 10541 "Unit": "M3UPI" 10542 }, 10543 { 10544 "BriefDescription": "Ingress Queue Bypasses : AD to Slot 0 on Idle", 10545 "Counter": "0,1,2", 10546 "EventCode": "0x40", 10547 "EventName": "UNC_M3UPI_RxC_BYPASSED.AD_S0_IDLE", 10548 "Experimental": "1", 10549 "PerPkg": "1", 10550 "PublicDescription": "Ingress Queue Bypasses : AD to Slot 0 on Idle : Number of times message is bypassed around the Ingress Queue : AD is taking bypass to slot 0 of independent flit while pipeline is idle", 10551 "UMask": "0x1", 10552 "Unit": "M3UPI" 10553 }, 10554 { 10555 "BriefDescription": "Ingress Queue Bypasses : AD + BL to Slot 1", 10556 "Counter": "0,1,2", 10557 "EventCode": "0x40", 10558 "EventName": "UNC_M3UPI_RxC_BYPASSED.AD_S1_BL_SLOT", 10559 "Experimental": "1", 10560 "PerPkg": "1", 10561 "PublicDescription": "Ingress Queue Bypasses : AD + BL to Slot 1 : Number of times message is bypassed around the Ingress Queue : AD is taking bypass to flit slot 1 while merging with bl message in same flit", 10562 "UMask": "0x4", 10563 "Unit": "M3UPI" 10564 }, 10565 { 10566 "BriefDescription": "Ingress Queue Bypasses : AD + BL to Slot 2", 10567 "Counter": "0,1,2", 10568 "EventCode": "0x40", 10569 "EventName": "UNC_M3UPI_RxC_BYPASSED.AD_S2_BL_SLOT", 10570 "Experimental": "1", 10571 "PerPkg": "1", 10572 "PublicDescription": "Ingress Queue Bypasses : AD + BL to Slot 2 : Number of times message is bypassed around the Ingress Queue : AD is taking bypass to flit slot 2 while merging with bl message in same flit", 10573 "UMask": "0x8", 10574 "Unit": "M3UPI" 10575 }, 10576 { 10577 "BriefDescription": "Miscellaneous Credit Events : Any In BGF FIFO", 10578 "Counter": "0,1,2,3", 10579 "EventCode": "0x5F", 10580 "EventName": "UNC_M3UPI_RxC_CRD_MISC.ANY_BGF_FIFO", 10581 "Experimental": "1", 10582 "PerPkg": "1", 10583 "PublicDescription": "Miscellaneous Credit Events : Any In BGF FIFO : Indication that at least one packet (flit) is in the bgf (fifo only)", 10584 "UMask": "0x1", 10585 "Unit": "M3UPI" 10586 }, 10587 { 10588 "BriefDescription": "Miscellaneous Credit Events : Any in BGF Path", 10589 "Counter": "0,1,2,3", 10590 "EventCode": "0x5F", 10591 "EventName": "UNC_M3UPI_RxC_CRD_MISC.ANY_BGF_PATH", 10592 "Experimental": "1", 10593 "PerPkg": "1", 10594 "PublicDescription": "Miscellaneous Credit Events : Any in BGF Path : Indication that at least one packet (flit) is in the bgf path (i.e. pipe to fifo)", 10595 "UMask": "0x2", 10596 "Unit": "M3UPI" 10597 }, 10598 { 10599 "BriefDescription": "Miscellaneous Credit Events", 10600 "Counter": "0,1,2,3", 10601 "EventCode": "0x5F", 10602 "EventName": "UNC_M3UPI_RxC_CRD_MISC.LT1_FOR_D2K", 10603 "Experimental": "1", 10604 "PerPkg": "1", 10605 "PublicDescription": "Miscellaneous Credit Events : d2k credit count is less than 1", 10606 "UMask": "0x10", 10607 "Unit": "M3UPI" 10608 }, 10609 { 10610 "BriefDescription": "Miscellaneous Credit Events", 10611 "Counter": "0,1,2,3", 10612 "EventCode": "0x5F", 10613 "EventName": "UNC_M3UPI_RxC_CRD_MISC.LT2_FOR_D2K", 10614 "Experimental": "1", 10615 "PerPkg": "1", 10616 "PublicDescription": "Miscellaneous Credit Events : d2k credit count is less than 2", 10617 "UMask": "0x20", 10618 "Unit": "M3UPI" 10619 }, 10620 { 10621 "BriefDescription": "Miscellaneous Credit Events : No D2K For Arb", 10622 "Counter": "0,1,2,3", 10623 "EventCode": "0x5F", 10624 "EventName": "UNC_M3UPI_RxC_CRD_MISC.VN0_NO_D2K_FOR_ARB", 10625 "Experimental": "1", 10626 "PerPkg": "1", 10627 "PublicDescription": "Miscellaneous Credit Events : No D2K For Arb : VN0 BL RSP message was blocked from arbitration request due to lack of D2K CMP credit", 10628 "UMask": "0x4", 10629 "Unit": "M3UPI" 10630 }, 10631 { 10632 "BriefDescription": "Miscellaneous Credit Events", 10633 "Counter": "0,1,2,3", 10634 "EventCode": "0x5F", 10635 "EventName": "UNC_M3UPI_RxC_CRD_MISC.VN1_NO_D2K_FOR_ARB", 10636 "Experimental": "1", 10637 "PerPkg": "1", 10638 "PublicDescription": "Miscellaneous Credit Events : VN1 BL RSP message was blocked from arbitration request due to lack of D2K CMP credits", 10639 "UMask": "0x8", 10640 "Unit": "M3UPI" 10641 }, 10642 { 10643 "BriefDescription": "Credit Occupancy : Credits Consumed", 10644 "Counter": "0,1,2,3", 10645 "EventCode": "0x60", 10646 "EventName": "UNC_M3UPI_RxC_CRD_OCC.CONSUMED", 10647 "Experimental": "1", 10648 "PerPkg": "1", 10649 "PublicDescription": "Credit Occupancy : Credits Consumed : number of remote vna credits consumed per cycle", 10650 "UMask": "0x80", 10651 "Unit": "M3UPI" 10652 }, 10653 { 10654 "BriefDescription": "Credit Occupancy : D2K Credits", 10655 "Counter": "0,1,2,3", 10656 "EventCode": "0x60", 10657 "EventName": "UNC_M3UPI_RxC_CRD_OCC.D2K_CRD", 10658 "Experimental": "1", 10659 "PerPkg": "1", 10660 "PublicDescription": "Credit Occupancy : D2K Credits : D2K completion fifo credit occupancy (credits in use), accumulated across all cycles", 10661 "UMask": "0x10", 10662 "Unit": "M3UPI" 10663 }, 10664 { 10665 "BriefDescription": "Credit Occupancy : Packets in BGF FIFO", 10666 "Counter": "0,1,2,3", 10667 "EventCode": "0x60", 10668 "EventName": "UNC_M3UPI_RxC_CRD_OCC.FLITS_IN_FIFO", 10669 "Experimental": "1", 10670 "PerPkg": "1", 10671 "PublicDescription": "Credit Occupancy : Packets in BGF FIFO : Occupancy of m3upi ingress -> upi link layer bgf; packets (flits) in fifo", 10672 "UMask": "0x2", 10673 "Unit": "M3UPI" 10674 }, 10675 { 10676 "BriefDescription": "Credit Occupancy : Packets in BGF Path", 10677 "Counter": "0,1,2,3", 10678 "EventCode": "0x60", 10679 "EventName": "UNC_M3UPI_RxC_CRD_OCC.FLITS_IN_PATH", 10680 "Experimental": "1", 10681 "PerPkg": "1", 10682 "PublicDescription": "Credit Occupancy : Packets in BGF Path : Occupancy of m3upi ingress -> upi link layer bgf; packets (flits) in path (i.e. pipe to fifo or fifo)", 10683 "UMask": "0x4", 10684 "Unit": "M3UPI" 10685 }, 10686 { 10687 "BriefDescription": "Credit Occupancy", 10688 "Counter": "0,1,2,3", 10689 "EventCode": "0x60", 10690 "EventName": "UNC_M3UPI_RxC_CRD_OCC.P1P_FIFO", 10691 "Experimental": "1", 10692 "PerPkg": "1", 10693 "PublicDescription": "Credit Occupancy : count of bl messages in pump-1-pending state, in completion fifo only", 10694 "UMask": "0x40", 10695 "Unit": "M3UPI" 10696 }, 10697 { 10698 "BriefDescription": "Credit Occupancy", 10699 "Counter": "0,1,2,3", 10700 "EventCode": "0x60", 10701 "EventName": "UNC_M3UPI_RxC_CRD_OCC.P1P_TOTAL", 10702 "Experimental": "1", 10703 "PerPkg": "1", 10704 "PublicDescription": "Credit Occupancy : count of bl messages in pump-1-pending state, in marker table and in fifo", 10705 "UMask": "0x20", 10706 "Unit": "M3UPI" 10707 }, 10708 { 10709 "BriefDescription": "Credit Occupancy : Transmit Credits", 10710 "Counter": "0,1,2,3", 10711 "EventCode": "0x60", 10712 "EventName": "UNC_M3UPI_RxC_CRD_OCC.TxQ_CRD", 10713 "Experimental": "1", 10714 "PerPkg": "1", 10715 "PublicDescription": "Credit Occupancy : Transmit Credits : Link layer transmit queue credit occupancy (credits in use), accumulated across all cycles", 10716 "UMask": "0x8", 10717 "Unit": "M3UPI" 10718 }, 10719 { 10720 "BriefDescription": "Credit Occupancy : VNA In Use", 10721 "Counter": "0,1,2,3", 10722 "EventCode": "0x60", 10723 "EventName": "UNC_M3UPI_RxC_CRD_OCC.VNA_IN_USE", 10724 "Experimental": "1", 10725 "PerPkg": "1", 10726 "PublicDescription": "Credit Occupancy : VNA In Use : Remote UPI VNA credit occupancy (number of credits in use), accumulated across all cycles", 10727 "UMask": "0x1", 10728 "Unit": "M3UPI" 10729 }, 10730 { 10731 "BriefDescription": "VN0 Ingress (from CMS) Queue - Cycles Not Empty : REQ on AD", 10732 "Counter": "0,1,2,3", 10733 "EventCode": "0x43", 10734 "EventName": "UNC_M3UPI_RxC_CYCLES_NE_VN0.AD_REQ", 10735 "Experimental": "1", 10736 "PerPkg": "1", 10737 "PublicDescription": "VN0 Ingress (from CMS) Queue - Cycles Not Empty : REQ on AD : Counts the number of cycles when the UPI Ingress is not empty. This tracks one of the three rings that are used by the UPI agent. This can be used in conjunction with the UPI Ingress Occupancy Accumulator event in order to calculate average queue occupancy. Multiple ingress buffers can be tracked at a given time using multiple counters. : Home (REQ) messages on AD. REQ is generally used to send requests, request responses, and snoop responses.", 10738 "UMask": "0x1", 10739 "Unit": "M3UPI" 10740 }, 10741 { 10742 "BriefDescription": "VN0 Ingress (from CMS) Queue - Cycles Not Empty : RSP on AD", 10743 "Counter": "0,1,2,3", 10744 "EventCode": "0x43", 10745 "EventName": "UNC_M3UPI_RxC_CYCLES_NE_VN0.AD_RSP", 10746 "Experimental": "1", 10747 "PerPkg": "1", 10748 "PublicDescription": "VN0 Ingress (from CMS) Queue - Cycles Not Empty : RSP on AD : Counts the number of cycles when the UPI Ingress is not empty. This tracks one of the three rings that are used by the UPI agent. This can be used in conjunction with the UPI Ingress Occupancy Accumulator event in order to calculate average queue occupancy. Multiple ingress buffers can be tracked at a given time using multiple counters. : Response (RSP) messages on AD. RSP packets are used to transmit a variety of protocol flits including grants and completions (CMP).", 10749 "UMask": "0x4", 10750 "Unit": "M3UPI" 10751 }, 10752 { 10753 "BriefDescription": "VN0 Ingress (from CMS) Queue - Cycles Not Empty : SNP on AD", 10754 "Counter": "0,1,2,3", 10755 "EventCode": "0x43", 10756 "EventName": "UNC_M3UPI_RxC_CYCLES_NE_VN0.AD_SNP", 10757 "Experimental": "1", 10758 "PerPkg": "1", 10759 "PublicDescription": "VN0 Ingress (from CMS) Queue - Cycles Not Empty : SNP on AD : Counts the number of cycles when the UPI Ingress is not empty. This tracks one of the three rings that are used by the UPI agent. This can be used in conjunction with the UPI Ingress Occupancy Accumulator event in order to calculate average queue occupancy. Multiple ingress buffers can be tracked at a given time using multiple counters. : Snoops (SNP) messages on AD. SNP is used for outgoing snoops.", 10760 "UMask": "0x2", 10761 "Unit": "M3UPI" 10762 }, 10763 { 10764 "BriefDescription": "VN0 Ingress (from CMS) Queue - Cycles Not Empty : NCB on BL", 10765 "Counter": "0,1,2,3", 10766 "EventCode": "0x43", 10767 "EventName": "UNC_M3UPI_RxC_CYCLES_NE_VN0.BL_NCB", 10768 "Experimental": "1", 10769 "PerPkg": "1", 10770 "PublicDescription": "VN0 Ingress (from CMS) Queue - Cycles Not Empty : NCB on BL : Counts the number of cycles when the UPI Ingress is not empty. This tracks one of the three rings that are used by the UPI agent. This can be used in conjunction with the UPI Ingress Occupancy Accumulator event in order to calculate average queue occupancy. Multiple ingress buffers can be tracked at a given time using multiple counters. : Non-Coherent Broadcast (NCB) messages on BL. NCB is generally used to transmit data without coherency. For example, non-coherent read data returns.", 10771 "UMask": "0x20", 10772 "Unit": "M3UPI" 10773 }, 10774 { 10775 "BriefDescription": "VN0 Ingress (from CMS) Queue - Cycles Not Empty : NCS on BL", 10776 "Counter": "0,1,2,3", 10777 "EventCode": "0x43", 10778 "EventName": "UNC_M3UPI_RxC_CYCLES_NE_VN0.BL_NCS", 10779 "Experimental": "1", 10780 "PerPkg": "1", 10781 "PublicDescription": "VN0 Ingress (from CMS) Queue - Cycles Not Empty : NCS on BL : Counts the number of cycles when the UPI Ingress is not empty. This tracks one of the three rings that are used by the UPI agent. This can be used in conjunction with the UPI Ingress Occupancy Accumulator event in order to calculate average queue occupancy. Multiple ingress buffers can be tracked at a given time using multiple counters. : Non-Coherent Standard (NCS) messages on BL.", 10782 "UMask": "0x40", 10783 "Unit": "M3UPI" 10784 }, 10785 { 10786 "BriefDescription": "VN0 Ingress (from CMS) Queue - Cycles Not Empty : RSP on BL", 10787 "Counter": "0,1,2,3", 10788 "EventCode": "0x43", 10789 "EventName": "UNC_M3UPI_RxC_CYCLES_NE_VN0.BL_RSP", 10790 "Experimental": "1", 10791 "PerPkg": "1", 10792 "PublicDescription": "VN0 Ingress (from CMS) Queue - Cycles Not Empty : RSP on BL : Counts the number of cycles when the UPI Ingress is not empty. This tracks one of the three rings that are used by the UPI agent. This can be used in conjunction with the UPI Ingress Occupancy Accumulator event in order to calculate average queue occupancy. Multiple ingress buffers can be tracked at a given time using multiple counters. : Response (RSP) messages on BL. RSP packets are used to transmit a variety of protocol flits including grants and completions (CMP).", 10793 "UMask": "0x8", 10794 "Unit": "M3UPI" 10795 }, 10796 { 10797 "BriefDescription": "VN0 Ingress (from CMS) Queue - Cycles Not Empty : WB on BL", 10798 "Counter": "0,1,2,3", 10799 "EventCode": "0x43", 10800 "EventName": "UNC_M3UPI_RxC_CYCLES_NE_VN0.BL_WB", 10801 "Experimental": "1", 10802 "PerPkg": "1", 10803 "PublicDescription": "VN0 Ingress (from CMS) Queue - Cycles Not Empty : WB on BL : Counts the number of cycles when the UPI Ingress is not empty. This tracks one of the three rings that are used by the UPI agent. This can be used in conjunction with the UPI Ingress Occupancy Accumulator event in order to calculate average queue occupancy. Multiple ingress buffers can be tracked at a given time using multiple counters. : Data Response (WB) messages on BL. WB is generally used to transmit data with coherency. For example, remote reads and writes, or cache to cache transfers will transmit their data using WB.", 10804 "UMask": "0x10", 10805 "Unit": "M3UPI" 10806 }, 10807 { 10808 "BriefDescription": "VN1 Ingress (from CMS) Queue - Cycles Not Empty : REQ on AD", 10809 "Counter": "0,1,2,3", 10810 "EventCode": "0x44", 10811 "EventName": "UNC_M3UPI_RxC_CYCLES_NE_VN1.AD_REQ", 10812 "Experimental": "1", 10813 "PerPkg": "1", 10814 "PublicDescription": "VN1 Ingress (from CMS) Queue - Cycles Not Empty : REQ on AD : Counts the number of allocations into the UPI VN1 Ingress. This tracks one of the three rings that are used by the UPI agent. This can be used in conjunction with the UPI VN1 Ingress Occupancy Accumulator event in order to calculate average queue latency. Multiple ingress buffers can be tracked at a given time using multiple counters. : Home (REQ) messages on AD. REQ is generally used to send requests, request responses, and snoop responses.", 10815 "UMask": "0x1", 10816 "Unit": "M3UPI" 10817 }, 10818 { 10819 "BriefDescription": "VN1 Ingress (from CMS) Queue - Cycles Not Empty : RSP on AD", 10820 "Counter": "0,1,2,3", 10821 "EventCode": "0x44", 10822 "EventName": "UNC_M3UPI_RxC_CYCLES_NE_VN1.AD_RSP", 10823 "Experimental": "1", 10824 "PerPkg": "1", 10825 "PublicDescription": "VN1 Ingress (from CMS) Queue - Cycles Not Empty : RSP on AD : Counts the number of allocations into the UPI VN1 Ingress. This tracks one of the three rings that are used by the UPI agent. This can be used in conjunction with the UPI VN1 Ingress Occupancy Accumulator event in order to calculate average queue latency. Multiple ingress buffers can be tracked at a given time using multiple counters. : Response (RSP) messages on AD. RSP packets are used to transmit a variety of protocol flits including grants and completions (CMP).", 10826 "UMask": "0x4", 10827 "Unit": "M3UPI" 10828 }, 10829 { 10830 "BriefDescription": "VN1 Ingress (from CMS) Queue - Cycles Not Empty : SNP on AD", 10831 "Counter": "0,1,2,3", 10832 "EventCode": "0x44", 10833 "EventName": "UNC_M3UPI_RxC_CYCLES_NE_VN1.AD_SNP", 10834 "Experimental": "1", 10835 "PerPkg": "1", 10836 "PublicDescription": "VN1 Ingress (from CMS) Queue - Cycles Not Empty : SNP on AD : Counts the number of allocations into the UPI VN1 Ingress. This tracks one of the three rings that are used by the UPI agent. This can be used in conjunction with the UPI VN1 Ingress Occupancy Accumulator event in order to calculate average queue latency. Multiple ingress buffers can be tracked at a given time using multiple counters. : Snoops (SNP) messages on AD. SNP is used for outgoing snoops.", 10837 "UMask": "0x2", 10838 "Unit": "M3UPI" 10839 }, 10840 { 10841 "BriefDescription": "VN1 Ingress (from CMS) Queue - Cycles Not Empty : NCB on BL", 10842 "Counter": "0,1,2,3", 10843 "EventCode": "0x44", 10844 "EventName": "UNC_M3UPI_RxC_CYCLES_NE_VN1.BL_NCB", 10845 "Experimental": "1", 10846 "PerPkg": "1", 10847 "PublicDescription": "VN1 Ingress (from CMS) Queue - Cycles Not Empty : NCB on BL : Counts the number of allocations into the UPI VN1 Ingress. This tracks one of the three rings that are used by the UPI agent. This can be used in conjunction with the UPI VN1 Ingress Occupancy Accumulator event in order to calculate average queue latency. Multiple ingress buffers can be tracked at a given time using multiple counters. : Non-Coherent Broadcast (NCB) messages on BL. NCB is generally used to transmit data without coherency. For example, non-coherent read data returns.", 10848 "UMask": "0x20", 10849 "Unit": "M3UPI" 10850 }, 10851 { 10852 "BriefDescription": "VN1 Ingress (from CMS) Queue - Cycles Not Empty : NCS on BL", 10853 "Counter": "0,1,2,3", 10854 "EventCode": "0x44", 10855 "EventName": "UNC_M3UPI_RxC_CYCLES_NE_VN1.BL_NCS", 10856 "Experimental": "1", 10857 "PerPkg": "1", 10858 "PublicDescription": "VN1 Ingress (from CMS) Queue - Cycles Not Empty : NCS on BL : Counts the number of allocations into the UPI VN1 Ingress. This tracks one of the three rings that are used by the UPI agent. This can be used in conjunction with the UPI VN1 Ingress Occupancy Accumulator event in order to calculate average queue latency. Multiple ingress buffers can be tracked at a given time using multiple counters. : Non-Coherent Standard (NCS) messages on BL.", 10859 "UMask": "0x40", 10860 "Unit": "M3UPI" 10861 }, 10862 { 10863 "BriefDescription": "VN1 Ingress (from CMS) Queue - Cycles Not Empty : RSP on BL", 10864 "Counter": "0,1,2,3", 10865 "EventCode": "0x44", 10866 "EventName": "UNC_M3UPI_RxC_CYCLES_NE_VN1.BL_RSP", 10867 "Experimental": "1", 10868 "PerPkg": "1", 10869 "PublicDescription": "VN1 Ingress (from CMS) Queue - Cycles Not Empty : RSP on BL : Counts the number of allocations into the UPI VN1 Ingress. This tracks one of the three rings that are used by the UPI agent. This can be used in conjunction with the UPI VN1 Ingress Occupancy Accumulator event in order to calculate average queue latency. Multiple ingress buffers can be tracked at a given time using multiple counters. : Response (RSP) messages on BL. RSP packets are used to transmit a variety of protocol flits including grants and completions (CMP).", 10870 "UMask": "0x8", 10871 "Unit": "M3UPI" 10872 }, 10873 { 10874 "BriefDescription": "VN1 Ingress (from CMS) Queue - Cycles Not Empty : WB on BL", 10875 "Counter": "0,1,2,3", 10876 "EventCode": "0x44", 10877 "EventName": "UNC_M3UPI_RxC_CYCLES_NE_VN1.BL_WB", 10878 "Experimental": "1", 10879 "PerPkg": "1", 10880 "PublicDescription": "VN1 Ingress (from CMS) Queue - Cycles Not Empty : WB on BL : Counts the number of allocations into the UPI VN1 Ingress. This tracks one of the three rings that are used by the UPI agent. This can be used in conjunction with the UPI VN1 Ingress Occupancy Accumulator event in order to calculate average queue latency. Multiple ingress buffers can be tracked at a given time using multiple counters. : Data Response (WB) messages on BL. WB is generally used to transmit data with coherency. For example, remote reads and writes, or cache to cache transfers will transmit their data using WB.", 10881 "UMask": "0x10", 10882 "Unit": "M3UPI" 10883 }, 10884 { 10885 "BriefDescription": "Data Flit Not Sent : All", 10886 "Counter": "0,1,2,3", 10887 "EventCode": "0x55", 10888 "EventName": "UNC_M3UPI_RxC_DATA_FLITS_NOT_SENT.ALL", 10889 "Experimental": "1", 10890 "PerPkg": "1", 10891 "PublicDescription": "Data Flit Not Sent : All : Data flit is ready for transmission but could not be sent : data flit is ready for transmission but could not be sent for any reason, e.g. low credits, low tsv, stall injection", 10892 "UMask": "0x1", 10893 "Unit": "M3UPI" 10894 }, 10895 { 10896 "BriefDescription": "Data Flit Not Sent : No BGF Credits", 10897 "Counter": "0,1,2,3", 10898 "EventCode": "0x55", 10899 "EventName": "UNC_M3UPI_RxC_DATA_FLITS_NOT_SENT.NO_BGF", 10900 "Experimental": "1", 10901 "PerPkg": "1", 10902 "PublicDescription": "Data Flit Not Sent : No BGF Credits : Data flit is ready for transmission but could not be sent", 10903 "UMask": "0x8", 10904 "Unit": "M3UPI" 10905 }, 10906 { 10907 "BriefDescription": "Data Flit Not Sent : No TxQ Credits", 10908 "Counter": "0,1,2,3", 10909 "EventCode": "0x55", 10910 "EventName": "UNC_M3UPI_RxC_DATA_FLITS_NOT_SENT.NO_TXQ", 10911 "Experimental": "1", 10912 "PerPkg": "1", 10913 "PublicDescription": "Data Flit Not Sent : No TxQ Credits : Data flit is ready for transmission but could not be sent", 10914 "UMask": "0x10", 10915 "Unit": "M3UPI" 10916 }, 10917 { 10918 "BriefDescription": "Data Flit Not Sent : TSV High", 10919 "Counter": "0,1,2,3", 10920 "EventCode": "0x55", 10921 "EventName": "UNC_M3UPI_RxC_DATA_FLITS_NOT_SENT.TSV_HI", 10922 "Experimental": "1", 10923 "PerPkg": "1", 10924 "PublicDescription": "Data Flit Not Sent : TSV High : Data flit is ready for transmission but could not be sent : data flit is ready for transmission but was not sent while tsv high", 10925 "UMask": "0x2", 10926 "Unit": "M3UPI" 10927 }, 10928 { 10929 "BriefDescription": "Data Flit Not Sent : Cycle valid for Flit", 10930 "Counter": "0,1,2,3", 10931 "EventCode": "0x55", 10932 "EventName": "UNC_M3UPI_RxC_DATA_FLITS_NOT_SENT.VALID_FOR_FLIT", 10933 "Experimental": "1", 10934 "PerPkg": "1", 10935 "PublicDescription": "Data Flit Not Sent : Cycle valid for Flit : Data flit is ready for transmission but could not be sent : data flit is ready for transmission but was not sent while cycle is valid for flit transmission", 10936 "UMask": "0x4", 10937 "Unit": "M3UPI" 10938 }, 10939 { 10940 "BriefDescription": "Generating BL Data Flit Sequence : Wait on Pump 0", 10941 "Counter": "0,1,2,3", 10942 "EventCode": "0x57", 10943 "EventName": "UNC_M3UPI_RxC_FLITS_GEN_BL.P0_WAIT", 10944 "Experimental": "1", 10945 "PerPkg": "1", 10946 "PublicDescription": "Generating BL Data Flit Sequence : Wait on Pump 0 : generating bl data flit sequence; waiting for data pump 0", 10947 "UMask": "0x1", 10948 "Unit": "M3UPI" 10949 }, 10950 { 10951 "BriefDescription": "Generating BL Data Flit Sequence", 10952 "Counter": "0,1,2,3", 10953 "EventCode": "0x57", 10954 "EventName": "UNC_M3UPI_RxC_FLITS_GEN_BL.P1P_AT_LIMIT", 10955 "Experimental": "1", 10956 "PerPkg": "1", 10957 "PublicDescription": "Generating BL Data Flit Sequence : pump-1-pending logic is at capacity (pending table plus completion fifo at limit)", 10958 "UMask": "0x10", 10959 "Unit": "M3UPI" 10960 }, 10961 { 10962 "BriefDescription": "Generating BL Data Flit Sequence", 10963 "Counter": "0,1,2,3", 10964 "EventCode": "0x57", 10965 "EventName": "UNC_M3UPI_RxC_FLITS_GEN_BL.P1P_BUSY", 10966 "Experimental": "1", 10967 "PerPkg": "1", 10968 "PublicDescription": "Generating BL Data Flit Sequence : pump-1-pending logic is tracking at least one message", 10969 "UMask": "0x8", 10970 "Unit": "M3UPI" 10971 }, 10972 { 10973 "BriefDescription": "Generating BL Data Flit Sequence", 10974 "Counter": "0,1,2,3", 10975 "EventCode": "0x57", 10976 "EventName": "UNC_M3UPI_RxC_FLITS_GEN_BL.P1P_FIFO_FULL", 10977 "Experimental": "1", 10978 "PerPkg": "1", 10979 "PublicDescription": "Generating BL Data Flit Sequence : pump-1-pending completion fifo is full", 10980 "UMask": "0x40", 10981 "Unit": "M3UPI" 10982 }, 10983 { 10984 "BriefDescription": "Generating BL Data Flit Sequence", 10985 "Counter": "0,1,2,3", 10986 "EventCode": "0x57", 10987 "EventName": "UNC_M3UPI_RxC_FLITS_GEN_BL.P1P_HOLD_P0", 10988 "Experimental": "1", 10989 "PerPkg": "1", 10990 "PublicDescription": "Generating BL Data Flit Sequence : pump-1-pending logic is at or near capacity, such that pump-0-only bl messages are getting stalled in slotting stage", 10991 "UMask": "0x20", 10992 "Unit": "M3UPI" 10993 }, 10994 { 10995 "BriefDescription": "Generating BL Data Flit Sequence", 10996 "Counter": "0,1,2,3", 10997 "EventCode": "0x57", 10998 "EventName": "UNC_M3UPI_RxC_FLITS_GEN_BL.P1P_TO_LIMBO", 10999 "Experimental": "1", 11000 "PerPkg": "1", 11001 "PublicDescription": "Generating BL Data Flit Sequence : a bl message finished but is in limbo and moved to pump-1-pending logic", 11002 "UMask": "0x4", 11003 "Unit": "M3UPI" 11004 }, 11005 { 11006 "BriefDescription": "Generating BL Data Flit Sequence : Wait on Pump 1", 11007 "Counter": "0,1,2,3", 11008 "EventCode": "0x57", 11009 "EventName": "UNC_M3UPI_RxC_FLITS_GEN_BL.P1_WAIT", 11010 "Experimental": "1", 11011 "PerPkg": "1", 11012 "PublicDescription": "Generating BL Data Flit Sequence : Wait on Pump 1 : generating bl data flit sequence; waiting for data pump 1", 11013 "UMask": "0x2", 11014 "Unit": "M3UPI" 11015 }, 11016 { 11017 "BriefDescription": "UNC_M3UPI_RxC_FLITS_MISC.S2REQ_IN_HOLDOFF", 11018 "Counter": "0,1,2,3", 11019 "EventCode": "0x58", 11020 "EventName": "UNC_M3UPI_RxC_FLITS_MISC.S2REQ_IN_HOLDOFF", 11021 "Experimental": "1", 11022 "PerPkg": "1", 11023 "PublicDescription": ": slot 2 request naturally serviced during hold-off period", 11024 "UMask": "0x4", 11025 "Unit": "M3UPI" 11026 }, 11027 { 11028 "BriefDescription": "UNC_M3UPI_RxC_FLITS_MISC.S2REQ_IN_SERVICE", 11029 "Counter": "0,1,2,3", 11030 "EventCode": "0x58", 11031 "EventName": "UNC_M3UPI_RxC_FLITS_MISC.S2REQ_IN_SERVICE", 11032 "Experimental": "1", 11033 "PerPkg": "1", 11034 "PublicDescription": ": slot 2 request forcibly serviced during service window", 11035 "UMask": "0x8", 11036 "Unit": "M3UPI" 11037 }, 11038 { 11039 "BriefDescription": "UNC_M3UPI_RxC_FLITS_MISC.S2REQ_RECEIVED", 11040 "Counter": "0,1,2,3", 11041 "EventCode": "0x58", 11042 "EventName": "UNC_M3UPI_RxC_FLITS_MISC.S2REQ_RECEIVED", 11043 "Experimental": "1", 11044 "PerPkg": "1", 11045 "PublicDescription": ": slot 2 request received from link layer while idle (with no slot 2 request active immediately prior)", 11046 "UMask": "0x1", 11047 "Unit": "M3UPI" 11048 }, 11049 { 11050 "BriefDescription": "UNC_M3UPI_RxC_FLITS_MISC.S2REQ_WITHDRAWN", 11051 "Counter": "0,1,2,3", 11052 "EventCode": "0x58", 11053 "EventName": "UNC_M3UPI_RxC_FLITS_MISC.S2REQ_WITHDRAWN", 11054 "Experimental": "1", 11055 "PerPkg": "1", 11056 "PublicDescription": ": slot 2 request withdrawn during hold-off period or service window", 11057 "UMask": "0x2", 11058 "Unit": "M3UPI" 11059 }, 11060 { 11061 "BriefDescription": "Slotting BL Message Into Header Flit : All", 11062 "Counter": "0,1,2,3", 11063 "EventCode": "0x56", 11064 "EventName": "UNC_M3UPI_RxC_FLITS_SLOT_BL.ALL", 11065 "Experimental": "1", 11066 "PerPkg": "1", 11067 "UMask": "0x1", 11068 "Unit": "M3UPI" 11069 }, 11070 { 11071 "BriefDescription": "Slotting BL Message Into Header Flit : Needs Data Flit", 11072 "Counter": "0,1,2,3", 11073 "EventCode": "0x56", 11074 "EventName": "UNC_M3UPI_RxC_FLITS_SLOT_BL.NEED_DATA", 11075 "Experimental": "1", 11076 "PerPkg": "1", 11077 "PublicDescription": "Slotting BL Message Into Header Flit : Needs Data Flit : BL message requires data flit sequence", 11078 "UMask": "0x2", 11079 "Unit": "M3UPI" 11080 }, 11081 { 11082 "BriefDescription": "Slotting BL Message Into Header Flit : Wait on Pump 0", 11083 "Counter": "0,1,2,3", 11084 "EventCode": "0x56", 11085 "EventName": "UNC_M3UPI_RxC_FLITS_SLOT_BL.P0_WAIT", 11086 "Experimental": "1", 11087 "PerPkg": "1", 11088 "PublicDescription": "Slotting BL Message Into Header Flit : Wait on Pump 0 : Waiting for header pump 0", 11089 "UMask": "0x4", 11090 "Unit": "M3UPI" 11091 }, 11092 { 11093 "BriefDescription": "Slotting BL Message Into Header Flit : Don't Need Pump 1", 11094 "Counter": "0,1,2,3", 11095 "EventCode": "0x56", 11096 "EventName": "UNC_M3UPI_RxC_FLITS_SLOT_BL.P1_NOT_REQ", 11097 "Experimental": "1", 11098 "PerPkg": "1", 11099 "PublicDescription": "Slotting BL Message Into Header Flit : Don't Need Pump 1 : Header pump 1 is not required for flit", 11100 "UMask": "0x10", 11101 "Unit": "M3UPI" 11102 }, 11103 { 11104 "BriefDescription": "Slotting BL Message Into Header Flit : Don't Need Pump 1 - Bubble", 11105 "Counter": "0,1,2,3", 11106 "EventCode": "0x56", 11107 "EventName": "UNC_M3UPI_RxC_FLITS_SLOT_BL.P1_NOT_REQ_BUT_BUBBLE", 11108 "Experimental": "1", 11109 "PerPkg": "1", 11110 "PublicDescription": "Slotting BL Message Into Header Flit : Don't Need Pump 1 - Bubble : Header pump 1 is not required for flit but flit transmission delayed", 11111 "UMask": "0x20", 11112 "Unit": "M3UPI" 11113 }, 11114 { 11115 "BriefDescription": "Slotting BL Message Into Header Flit : Don't Need Pump 1 - Not Avail", 11116 "Counter": "0,1,2,3", 11117 "EventCode": "0x56", 11118 "EventName": "UNC_M3UPI_RxC_FLITS_SLOT_BL.P1_NOT_REQ_NOT_AVAIL", 11119 "Experimental": "1", 11120 "PerPkg": "1", 11121 "PublicDescription": "Slotting BL Message Into Header Flit : Don't Need Pump 1 - Not Avail : Header pump 1 is not required for flit and not available", 11122 "UMask": "0x40", 11123 "Unit": "M3UPI" 11124 }, 11125 { 11126 "BriefDescription": "Slotting BL Message Into Header Flit : Wait on Pump 1", 11127 "Counter": "0,1,2,3", 11128 "EventCode": "0x56", 11129 "EventName": "UNC_M3UPI_RxC_FLITS_SLOT_BL.P1_WAIT", 11130 "Experimental": "1", 11131 "PerPkg": "1", 11132 "PublicDescription": "Slotting BL Message Into Header Flit : Wait on Pump 1 : Waiting for header pump 1", 11133 "UMask": "0x8", 11134 "Unit": "M3UPI" 11135 }, 11136 { 11137 "BriefDescription": "Flit Gen - Header 1 : Accumulate", 11138 "Counter": "0,1,2,3", 11139 "EventCode": "0x51", 11140 "EventName": "UNC_M3UPI_RxC_FLIT_GEN_HDR1.ACCUM", 11141 "Experimental": "1", 11142 "PerPkg": "1", 11143 "PublicDescription": "Flit Gen - Header 1 : Accumulate : Events related to Header Flit Generation - Set 1 : Header flit slotting control state machine is in any accumulate state; multi-message flit may be assembled over multiple cycles", 11144 "UMask": "0x1", 11145 "Unit": "M3UPI" 11146 }, 11147 { 11148 "BriefDescription": "Flit Gen - Header 1 : Accumulate Ready", 11149 "Counter": "0,1,2,3", 11150 "EventCode": "0x51", 11151 "EventName": "UNC_M3UPI_RxC_FLIT_GEN_HDR1.ACCUM_READ", 11152 "Experimental": "1", 11153 "PerPkg": "1", 11154 "PublicDescription": "Flit Gen - Header 1 : Accumulate Ready : Events related to Header Flit Generation - Set 1 : header flit slotting control state machine is in accum_ready state; flit is ready to send but transmission is blocked; more messages may be slotted into flit", 11155 "UMask": "0x2", 11156 "Unit": "M3UPI" 11157 }, 11158 { 11159 "BriefDescription": "Flit Gen - Header 1 : Accumulate Wasted", 11160 "Counter": "0,1,2,3", 11161 "EventCode": "0x51", 11162 "EventName": "UNC_M3UPI_RxC_FLIT_GEN_HDR1.ACCUM_WASTED", 11163 "Experimental": "1", 11164 "PerPkg": "1", 11165 "PublicDescription": "Flit Gen - Header 1 : Accumulate Wasted : Events related to Header Flit Generation - Set 1 : Flit is being assembled over multiple cycles, but no additional message is being slotted into flit in current cycle; accumulate cycle is wasted", 11166 "UMask": "0x4", 11167 "Unit": "M3UPI" 11168 }, 11169 { 11170 "BriefDescription": "Flit Gen - Header 1 : Run-Ahead - Blocked", 11171 "Counter": "0,1,2,3", 11172 "EventCode": "0x51", 11173 "EventName": "UNC_M3UPI_RxC_FLIT_GEN_HDR1.AHEAD_BLOCKED", 11174 "Experimental": "1", 11175 "PerPkg": "1", 11176 "PublicDescription": "Flit Gen - Header 1 : Run-Ahead - Blocked : Events related to Header Flit Generation - Set 1 : Header flit slotting entered run-ahead state; new header flit is started while transmission of prior, fully assembled flit is blocked", 11177 "UMask": "0x8", 11178 "Unit": "M3UPI" 11179 }, 11180 { 11181 "BriefDescription": "Flit Gen - Header 1", 11182 "Counter": "0,1,2,3", 11183 "EventCode": "0x51", 11184 "EventName": "UNC_M3UPI_RxC_FLIT_GEN_HDR1.AHEAD_MSG1_AFTER", 11185 "Experimental": "1", 11186 "PerPkg": "1", 11187 "PublicDescription": "Flit Gen - Header 1 : Events related to Header Flit Generation - Set 1 : run-ahead mode: message was slotted only after run-ahead was over; run-ahead mode definitely wasted", 11188 "UMask": "0x80", 11189 "Unit": "M3UPI" 11190 }, 11191 { 11192 "BriefDescription": "Flit Gen - Header 1 : Run-Ahead - Message", 11193 "Counter": "0,1,2,3", 11194 "EventCode": "0x51", 11195 "EventName": "UNC_M3UPI_RxC_FLIT_GEN_HDR1.AHEAD_MSG1_DURING", 11196 "Experimental": "1", 11197 "PerPkg": "1", 11198 "PublicDescription": "Flit Gen - Header 1 : Run-Ahead - Message : Events related to Header Flit Generation - Set 1 : run-ahead mode: one message slotted during run-ahead", 11199 "UMask": "0x10", 11200 "Unit": "M3UPI" 11201 }, 11202 { 11203 "BriefDescription": "Flit Gen - Header 1", 11204 "Counter": "0,1,2,3", 11205 "EventCode": "0x51", 11206 "EventName": "UNC_M3UPI_RxC_FLIT_GEN_HDR1.AHEAD_MSG2_AFTER", 11207 "Experimental": "1", 11208 "PerPkg": "1", 11209 "PublicDescription": "Flit Gen - Header 1 : Events related to Header Flit Generation - Set 1 : run-ahead mode: second message slotted immediately after run-ahead; potential run-ahead success", 11210 "UMask": "0x20", 11211 "Unit": "M3UPI" 11212 }, 11213 { 11214 "BriefDescription": "Flit Gen - Header 1", 11215 "Counter": "0,1,2,3", 11216 "EventCode": "0x51", 11217 "EventName": "UNC_M3UPI_RxC_FLIT_GEN_HDR1.AHEAD_MSG2_SENT", 11218 "Experimental": "1", 11219 "PerPkg": "1", 11220 "PublicDescription": "Flit Gen - Header 1 : Events related to Header Flit Generation - Set 1 : run-ahead mode: two (or three) message flit sent immediately after run-ahead; complete run-ahead success", 11221 "UMask": "0x40", 11222 "Unit": "M3UPI" 11223 }, 11224 { 11225 "BriefDescription": "Flit Gen - Header 2 : Parallel Ok", 11226 "Counter": "0,1,2,3", 11227 "EventCode": "0x52", 11228 "EventName": "UNC_M3UPI_RxC_FLIT_GEN_HDR2.PAR", 11229 "Experimental": "1", 11230 "PerPkg": "1", 11231 "PublicDescription": "Flit Gen - Header 2 : Parallel Ok : Events related to Header Flit Generation - Set 2 : new header flit construction may proceed in parallel with data flit sequence", 11232 "UMask": "0x4", 11233 "Unit": "M3UPI" 11234 }, 11235 { 11236 "BriefDescription": "Flit Gen - Header 2 : Parallel Flit Finished", 11237 "Counter": "0,1,2,3", 11238 "EventCode": "0x52", 11239 "EventName": "UNC_M3UPI_RxC_FLIT_GEN_HDR2.PAR_FLIT", 11240 "Experimental": "1", 11241 "PerPkg": "1", 11242 "PublicDescription": "Flit Gen - Header 2 : Parallel Flit Finished : Events related to Header Flit Generation - Set 2 : header flit finished assembly in parallel with data flit sequence", 11243 "UMask": "0x10", 11244 "Unit": "M3UPI" 11245 }, 11246 { 11247 "BriefDescription": "Flit Gen - Header 2 : Parallel Message", 11248 "Counter": "0,1,2,3", 11249 "EventCode": "0x52", 11250 "EventName": "UNC_M3UPI_RxC_FLIT_GEN_HDR2.PAR_MSG", 11251 "Experimental": "1", 11252 "PerPkg": "1", 11253 "PublicDescription": "Flit Gen - Header 2 : Parallel Message : Events related to Header Flit Generation - Set 2 : message is slotted into header flit in parallel with data flit sequence", 11254 "UMask": "0x8", 11255 "Unit": "M3UPI" 11256 }, 11257 { 11258 "BriefDescription": "Flit Gen - Header 2 : Rate-matching Stall", 11259 "Counter": "0,1,2,3", 11260 "EventCode": "0x52", 11261 "EventName": "UNC_M3UPI_RxC_FLIT_GEN_HDR2.RMSTALL", 11262 "Experimental": "1", 11263 "PerPkg": "1", 11264 "PublicDescription": "Flit Gen - Header 2 : Rate-matching Stall : Events related to Header Flit Generation - Set 2 : Rate-matching stall injected", 11265 "UMask": "0x1", 11266 "Unit": "M3UPI" 11267 }, 11268 { 11269 "BriefDescription": "Flit Gen - Header 2 : Rate-matching Stall - No Message", 11270 "Counter": "0,1,2,3", 11271 "EventCode": "0x52", 11272 "EventName": "UNC_M3UPI_RxC_FLIT_GEN_HDR2.RMSTALL_NOMSG", 11273 "Experimental": "1", 11274 "PerPkg": "1", 11275 "PublicDescription": "Flit Gen - Header 2 : Rate-matching Stall - No Message : Events related to Header Flit Generation - Set 2 : Rate matching stall injected, but no additional message slotted during stall cycle", 11276 "UMask": "0x2", 11277 "Unit": "M3UPI" 11278 }, 11279 { 11280 "BriefDescription": "Sent Header Flit : One Message", 11281 "Counter": "0,1,2,3", 11282 "EventCode": "0x54", 11283 "EventName": "UNC_M3UPI_RxC_HDR_FLITS_SENT.1_MSG", 11284 "Experimental": "1", 11285 "PerPkg": "1", 11286 "PublicDescription": "Sent Header Flit : One Message : One message in flit; VNA or non-VNA flit", 11287 "UMask": "0x1", 11288 "Unit": "M3UPI" 11289 }, 11290 { 11291 "BriefDescription": "Sent Header Flit : One Message in non-VNA", 11292 "Counter": "0,1,2,3", 11293 "EventCode": "0x54", 11294 "EventName": "UNC_M3UPI_RxC_HDR_FLITS_SENT.1_MSG_VNX", 11295 "Experimental": "1", 11296 "PerPkg": "1", 11297 "PublicDescription": "Sent Header Flit : One Message in non-VNA : One message in flit; non-VNA flit", 11298 "UMask": "0x8", 11299 "Unit": "M3UPI" 11300 }, 11301 { 11302 "BriefDescription": "Sent Header Flit : Two Messages", 11303 "Counter": "0,1,2,3", 11304 "EventCode": "0x54", 11305 "EventName": "UNC_M3UPI_RxC_HDR_FLITS_SENT.2_MSGS", 11306 "Experimental": "1", 11307 "PerPkg": "1", 11308 "PublicDescription": "Sent Header Flit : Two Messages : Two messages in flit; VNA flit", 11309 "UMask": "0x2", 11310 "Unit": "M3UPI" 11311 }, 11312 { 11313 "BriefDescription": "Sent Header Flit : Three Messages", 11314 "Counter": "0,1,2,3", 11315 "EventCode": "0x54", 11316 "EventName": "UNC_M3UPI_RxC_HDR_FLITS_SENT.3_MSGS", 11317 "Experimental": "1", 11318 "PerPkg": "1", 11319 "PublicDescription": "Sent Header Flit : Three Messages : Three messages in flit; VNA flit", 11320 "UMask": "0x4", 11321 "Unit": "M3UPI" 11322 }, 11323 { 11324 "BriefDescription": "Sent Header Flit : One Slot Taken", 11325 "Counter": "0,1,2,3", 11326 "EventCode": "0x54", 11327 "EventName": "UNC_M3UPI_RxC_HDR_FLITS_SENT.SLOTS_1", 11328 "Experimental": "1", 11329 "PerPkg": "1", 11330 "UMask": "0x10", 11331 "Unit": "M3UPI" 11332 }, 11333 { 11334 "BriefDescription": "Sent Header Flit : Two Slots Taken", 11335 "Counter": "0,1,2,3", 11336 "EventCode": "0x54", 11337 "EventName": "UNC_M3UPI_RxC_HDR_FLITS_SENT.SLOTS_2", 11338 "Experimental": "1", 11339 "PerPkg": "1", 11340 "UMask": "0x20", 11341 "Unit": "M3UPI" 11342 }, 11343 { 11344 "BriefDescription": "Sent Header Flit : All Slots Taken", 11345 "Counter": "0,1,2,3", 11346 "EventCode": "0x54", 11347 "EventName": "UNC_M3UPI_RxC_HDR_FLITS_SENT.SLOTS_3", 11348 "Experimental": "1", 11349 "PerPkg": "1", 11350 "UMask": "0x40", 11351 "Unit": "M3UPI" 11352 }, 11353 { 11354 "BriefDescription": "Header Not Sent : All", 11355 "Counter": "0,1,2,3", 11356 "EventCode": "0x53", 11357 "EventName": "UNC_M3UPI_RxC_HDR_FLIT_NOT_SENT.ALL", 11358 "Experimental": "1", 11359 "PerPkg": "1", 11360 "PublicDescription": "Header Not Sent : All : header flit is ready for transmission but could not be sent : header flit is ready for transmission but could not be sent for any reason, e.g. no credits, low tsv, stall injection", 11361 "UMask": "0x1", 11362 "Unit": "M3UPI" 11363 }, 11364 { 11365 "BriefDescription": "Header Not Sent : No BGF Credits", 11366 "Counter": "0,1,2,3", 11367 "EventCode": "0x53", 11368 "EventName": "UNC_M3UPI_RxC_HDR_FLIT_NOT_SENT.NO_BGF_CRD", 11369 "Experimental": "1", 11370 "PerPkg": "1", 11371 "PublicDescription": "Header Not Sent : No BGF Credits : header flit is ready for transmission but could not be sent : No BGF credits available", 11372 "UMask": "0x8", 11373 "Unit": "M3UPI" 11374 }, 11375 { 11376 "BriefDescription": "Header Not Sent : No BGF Credits + No Extra Message Slotted", 11377 "Counter": "0,1,2,3", 11378 "EventCode": "0x53", 11379 "EventName": "UNC_M3UPI_RxC_HDR_FLIT_NOT_SENT.NO_BGF_NO_MSG", 11380 "Experimental": "1", 11381 "PerPkg": "1", 11382 "PublicDescription": "Header Not Sent : No BGF Credits + No Extra Message Slotted : header flit is ready for transmission but could not be sent : No BGF credits available; no additional message slotted into flit", 11383 "UMask": "0x20", 11384 "Unit": "M3UPI" 11385 }, 11386 { 11387 "BriefDescription": "Header Not Sent : No TxQ Credits", 11388 "Counter": "0,1,2,3", 11389 "EventCode": "0x53", 11390 "EventName": "UNC_M3UPI_RxC_HDR_FLIT_NOT_SENT.NO_TXQ_CRD", 11391 "Experimental": "1", 11392 "PerPkg": "1", 11393 "PublicDescription": "Header Not Sent : No TxQ Credits : header flit is ready for transmission but could not be sent : No TxQ credits available", 11394 "UMask": "0x10", 11395 "Unit": "M3UPI" 11396 }, 11397 { 11398 "BriefDescription": "Header Not Sent : No TxQ Credits + No Extra Message Slotted", 11399 "Counter": "0,1,2,3", 11400 "EventCode": "0x53", 11401 "EventName": "UNC_M3UPI_RxC_HDR_FLIT_NOT_SENT.NO_TXQ_NO_MSG", 11402 "Experimental": "1", 11403 "PerPkg": "1", 11404 "PublicDescription": "Header Not Sent : No TxQ Credits + No Extra Message Slotted : header flit is ready for transmission but could not be sent : No TxQ credits available; no additional message slotted into flit", 11405 "UMask": "0x40", 11406 "Unit": "M3UPI" 11407 }, 11408 { 11409 "BriefDescription": "Header Not Sent : TSV High", 11410 "Counter": "0,1,2,3", 11411 "EventCode": "0x53", 11412 "EventName": "UNC_M3UPI_RxC_HDR_FLIT_NOT_SENT.TSV_HI", 11413 "Experimental": "1", 11414 "PerPkg": "1", 11415 "PublicDescription": "Header Not Sent : TSV High : header flit is ready for transmission but could not be sent : header flit is ready for transmission but was not sent while tsv high", 11416 "UMask": "0x2", 11417 "Unit": "M3UPI" 11418 }, 11419 { 11420 "BriefDescription": "Header Not Sent : Cycle valid for Flit", 11421 "Counter": "0,1,2,3", 11422 "EventCode": "0x53", 11423 "EventName": "UNC_M3UPI_RxC_HDR_FLIT_NOT_SENT.VALID_FOR_FLIT", 11424 "Experimental": "1", 11425 "PerPkg": "1", 11426 "PublicDescription": "Header Not Sent : Cycle valid for Flit : header flit is ready for transmission but could not be sent : header flit is ready for transmission but was not sent while cycle is valid for flit transmission", 11427 "UMask": "0x4", 11428 "Unit": "M3UPI" 11429 }, 11430 { 11431 "BriefDescription": "Message Held : Can't Slot AD", 11432 "Counter": "0,1,2", 11433 "EventCode": "0x50", 11434 "EventName": "UNC_M3UPI_RxC_HELD.CANT_SLOT_AD", 11435 "Experimental": "1", 11436 "PerPkg": "1", 11437 "PublicDescription": "Message Held : Can't Slot AD : some AD message could not be slotted (logical OR of all AD events under INGR_SLOT_CANT_MC_VN{0,1})", 11438 "UMask": "0x10", 11439 "Unit": "M3UPI" 11440 }, 11441 { 11442 "BriefDescription": "Message Held : Can't Slot BL", 11443 "Counter": "0,1,2", 11444 "EventCode": "0x50", 11445 "EventName": "UNC_M3UPI_RxC_HELD.CANT_SLOT_BL", 11446 "Experimental": "1", 11447 "PerPkg": "1", 11448 "PublicDescription": "Message Held : Can't Slot BL : some BL message could not be slotted (logical OR of all BL events under INGR_SLOT_CANT_MC_VN{0,1})", 11449 "UMask": "0x20", 11450 "Unit": "M3UPI" 11451 }, 11452 { 11453 "BriefDescription": "Message Held : Parallel Attempt", 11454 "Counter": "0,1,2", 11455 "EventCode": "0x50", 11456 "EventName": "UNC_M3UPI_RxC_HELD.PARALLEL_ATTEMPT", 11457 "Experimental": "1", 11458 "PerPkg": "1", 11459 "PublicDescription": "Message Held : Parallel Attempt : ad and bl messages attempted to slot into the same flit in parallel", 11460 "UMask": "0x4", 11461 "Unit": "M3UPI" 11462 }, 11463 { 11464 "BriefDescription": "Message Held : Parallel Success", 11465 "Counter": "0,1,2", 11466 "EventCode": "0x50", 11467 "EventName": "UNC_M3UPI_RxC_HELD.PARALLEL_SUCCESS", 11468 "Experimental": "1", 11469 "PerPkg": "1", 11470 "PublicDescription": "Message Held : Parallel Success : ad and bl messages were actually slotted into the same flit in parallel", 11471 "UMask": "0x8", 11472 "Unit": "M3UPI" 11473 }, 11474 { 11475 "BriefDescription": "Message Held : VN0", 11476 "Counter": "0,1,2", 11477 "EventCode": "0x50", 11478 "EventName": "UNC_M3UPI_RxC_HELD.VN0", 11479 "Experimental": "1", 11480 "PerPkg": "1", 11481 "PublicDescription": "Message Held : VN0 : vn0 message(s) that couldn't be slotted into last vn0 flit are held in slotting stage while processing vn1 flit", 11482 "UMask": "0x1", 11483 "Unit": "M3UPI" 11484 }, 11485 { 11486 "BriefDescription": "Message Held : VN1", 11487 "Counter": "0,1,2", 11488 "EventCode": "0x50", 11489 "EventName": "UNC_M3UPI_RxC_HELD.VN1", 11490 "Experimental": "1", 11491 "PerPkg": "1", 11492 "PublicDescription": "Message Held : VN1 : vn1 message(s) that couldn't be slotted into last vn1 flit are held in slotting stage while processing vn0 flit", 11493 "UMask": "0x2", 11494 "Unit": "M3UPI" 11495 }, 11496 { 11497 "BriefDescription": "VN0 Ingress (from CMS) Queue - Inserts : REQ on AD", 11498 "Counter": "0,1,2,3", 11499 "EventCode": "0x41", 11500 "EventName": "UNC_M3UPI_RxC_INSERTS_VN0.AD_REQ", 11501 "Experimental": "1", 11502 "PerPkg": "1", 11503 "PublicDescription": "VN0 Ingress (from CMS) Queue - Inserts : REQ on AD : Counts the number of allocations into the UPI Ingress. This tracks one of the three rings that are used by the UPI agent. This can be used in conjunction with the UPI Ingress Occupancy Accumulator event in order to calculate average queue latency. Multiple ingress buffers can be tracked at a given time using multiple counters. : Home (REQ) messages on AD. REQ is generally used to send requests, request responses, and snoop responses.", 11504 "UMask": "0x1", 11505 "Unit": "M3UPI" 11506 }, 11507 { 11508 "BriefDescription": "VN0 Ingress (from CMS) Queue - Inserts : RSP on AD", 11509 "Counter": "0,1,2,3", 11510 "EventCode": "0x41", 11511 "EventName": "UNC_M3UPI_RxC_INSERTS_VN0.AD_RSP", 11512 "Experimental": "1", 11513 "PerPkg": "1", 11514 "PublicDescription": "VN0 Ingress (from CMS) Queue - Inserts : RSP on AD : Counts the number of allocations into the UPI Ingress. This tracks one of the three rings that are used by the UPI agent. This can be used in conjunction with the UPI Ingress Occupancy Accumulator event in order to calculate average queue latency. Multiple ingress buffers can be tracked at a given time using multiple counters. : Response (RSP) messages on AD. RSP packets are used to transmit a variety of protocol flits including grants and completions (CMP).", 11515 "UMask": "0x4", 11516 "Unit": "M3UPI" 11517 }, 11518 { 11519 "BriefDescription": "VN0 Ingress (from CMS) Queue - Inserts : SNP on AD", 11520 "Counter": "0,1,2,3", 11521 "EventCode": "0x41", 11522 "EventName": "UNC_M3UPI_RxC_INSERTS_VN0.AD_SNP", 11523 "Experimental": "1", 11524 "PerPkg": "1", 11525 "PublicDescription": "VN0 Ingress (from CMS) Queue - Inserts : SNP on AD : Counts the number of allocations into the UPI Ingress. This tracks one of the three rings that are used by the UPI agent. This can be used in conjunction with the UPI Ingress Occupancy Accumulator event in order to calculate average queue latency. Multiple ingress buffers can be tracked at a given time using multiple counters. : Snoops (SNP) messages on AD. SNP is used for outgoing snoops.", 11526 "UMask": "0x2", 11527 "Unit": "M3UPI" 11528 }, 11529 { 11530 "BriefDescription": "VN0 Ingress (from CMS) Queue - Inserts : NCB on BL", 11531 "Counter": "0,1,2,3", 11532 "EventCode": "0x41", 11533 "EventName": "UNC_M3UPI_RxC_INSERTS_VN0.BL_NCB", 11534 "Experimental": "1", 11535 "PerPkg": "1", 11536 "PublicDescription": "VN0 Ingress (from CMS) Queue - Inserts : NCB on BL : Counts the number of allocations into the UPI Ingress. This tracks one of the three rings that are used by the UPI agent. This can be used in conjunction with the UPI Ingress Occupancy Accumulator event in order to calculate average queue latency. Multiple ingress buffers can be tracked at a given time using multiple counters. : Non-Coherent Broadcast (NCB) messages on BL. NCB is generally used to transmit data without coherency. For example, non-coherent read data returns.", 11537 "UMask": "0x20", 11538 "Unit": "M3UPI" 11539 }, 11540 { 11541 "BriefDescription": "VN0 Ingress (from CMS) Queue - Inserts : NCS on BL", 11542 "Counter": "0,1,2,3", 11543 "EventCode": "0x41", 11544 "EventName": "UNC_M3UPI_RxC_INSERTS_VN0.BL_NCS", 11545 "Experimental": "1", 11546 "PerPkg": "1", 11547 "PublicDescription": "VN0 Ingress (from CMS) Queue - Inserts : NCS on BL : Counts the number of allocations into the UPI Ingress. This tracks one of the three rings that are used by the UPI agent. This can be used in conjunction with the UPI Ingress Occupancy Accumulator event in order to calculate average queue latency. Multiple ingress buffers can be tracked at a given time using multiple counters. : Non-Coherent Standard (NCS) messages on BL.", 11548 "UMask": "0x40", 11549 "Unit": "M3UPI" 11550 }, 11551 { 11552 "BriefDescription": "VN0 Ingress (from CMS) Queue - Inserts : RSP on BL", 11553 "Counter": "0,1,2,3", 11554 "EventCode": "0x41", 11555 "EventName": "UNC_M3UPI_RxC_INSERTS_VN0.BL_RSP", 11556 "Experimental": "1", 11557 "PerPkg": "1", 11558 "PublicDescription": "VN0 Ingress (from CMS) Queue - Inserts : RSP on BL : Counts the number of allocations into the UPI Ingress. This tracks one of the three rings that are used by the UPI agent. This can be used in conjunction with the UPI Ingress Occupancy Accumulator event in order to calculate average queue latency. Multiple ingress buffers can be tracked at a given time using multiple counters. : Response (RSP) messages on BL. RSP packets are used to transmit a variety of protocol flits including grants and completions (CMP).", 11559 "UMask": "0x8", 11560 "Unit": "M3UPI" 11561 }, 11562 { 11563 "BriefDescription": "VN0 Ingress (from CMS) Queue - Inserts : WB on BL", 11564 "Counter": "0,1,2,3", 11565 "EventCode": "0x41", 11566 "EventName": "UNC_M3UPI_RxC_INSERTS_VN0.BL_WB", 11567 "Experimental": "1", 11568 "PerPkg": "1", 11569 "PublicDescription": "VN0 Ingress (from CMS) Queue - Inserts : WB on BL : Counts the number of allocations into the UPI Ingress. This tracks one of the three rings that are used by the UPI agent. This can be used in conjunction with the UPI Ingress Occupancy Accumulator event in order to calculate average queue latency. Multiple ingress buffers can be tracked at a given time using multiple counters. : Data Response (WB) messages on BL. WB is generally used to transmit data with coherency. For example, remote reads and writes, or cache to cache transfers will transmit their data using WB.", 11570 "UMask": "0x10", 11571 "Unit": "M3UPI" 11572 }, 11573 { 11574 "BriefDescription": "VN1 Ingress (from CMS) Queue - Inserts : REQ on AD", 11575 "Counter": "0,1,2,3", 11576 "EventCode": "0x42", 11577 "EventName": "UNC_M3UPI_RxC_INSERTS_VN1.AD_REQ", 11578 "Experimental": "1", 11579 "PerPkg": "1", 11580 "PublicDescription": "VN1 Ingress (from CMS) Queue - Inserts : REQ on AD : Counts the number of allocations into the UPI VN1 Ingress. This tracks one of the three rings that are used by the UPI agent. This can be used in conjunction with the UPI VN1 Ingress Occupancy Accumulator event in order to calculate average queue latency. Multiple ingress buffers can be tracked at a given time using multiple counters. : Home (REQ) messages on AD. REQ is generally used to send requests, request responses, and snoop responses.", 11581 "UMask": "0x1", 11582 "Unit": "M3UPI" 11583 }, 11584 { 11585 "BriefDescription": "VN1 Ingress (from CMS) Queue - Inserts : RSP on AD", 11586 "Counter": "0,1,2,3", 11587 "EventCode": "0x42", 11588 "EventName": "UNC_M3UPI_RxC_INSERTS_VN1.AD_RSP", 11589 "Experimental": "1", 11590 "PerPkg": "1", 11591 "PublicDescription": "VN1 Ingress (from CMS) Queue - Inserts : RSP on AD : Counts the number of allocations into the UPI VN1 Ingress. This tracks one of the three rings that are used by the UPI agent. This can be used in conjunction with the UPI VN1 Ingress Occupancy Accumulator event in order to calculate average queue latency. Multiple ingress buffers can be tracked at a given time using multiple counters. : Response (RSP) messages on AD. RSP packets are used to transmit a variety of protocol flits including grants and completions (CMP).", 11592 "UMask": "0x4", 11593 "Unit": "M3UPI" 11594 }, 11595 { 11596 "BriefDescription": "VN1 Ingress (from CMS) Queue - Inserts : SNP on AD", 11597 "Counter": "0,1,2,3", 11598 "EventCode": "0x42", 11599 "EventName": "UNC_M3UPI_RxC_INSERTS_VN1.AD_SNP", 11600 "Experimental": "1", 11601 "PerPkg": "1", 11602 "PublicDescription": "VN1 Ingress (from CMS) Queue - Inserts : SNP on AD : Counts the number of allocations into the UPI VN1 Ingress. This tracks one of the three rings that are used by the UPI agent. This can be used in conjunction with the UPI VN1 Ingress Occupancy Accumulator event in order to calculate average queue latency. Multiple ingress buffers can be tracked at a given time using multiple counters. : Snoops (SNP) messages on AD. SNP is used for outgoing snoops.", 11603 "UMask": "0x2", 11604 "Unit": "M3UPI" 11605 }, 11606 { 11607 "BriefDescription": "VN1 Ingress (from CMS) Queue - Inserts : NCB on BL", 11608 "Counter": "0,1,2,3", 11609 "EventCode": "0x42", 11610 "EventName": "UNC_M3UPI_RxC_INSERTS_VN1.BL_NCB", 11611 "Experimental": "1", 11612 "PerPkg": "1", 11613 "PublicDescription": "VN1 Ingress (from CMS) Queue - Inserts : NCB on BL : Counts the number of allocations into the UPI VN1 Ingress. This tracks one of the three rings that are used by the UPI agent. This can be used in conjunction with the UPI VN1 Ingress Occupancy Accumulator event in order to calculate average queue latency. Multiple ingress buffers can be tracked at a given time using multiple counters. : Non-Coherent Broadcast (NCB) messages on BL. NCB is generally used to transmit data without coherency. For example, non-coherent read data returns.", 11614 "UMask": "0x20", 11615 "Unit": "M3UPI" 11616 }, 11617 { 11618 "BriefDescription": "VN1 Ingress (from CMS) Queue - Inserts : NCS on BL", 11619 "Counter": "0,1,2,3", 11620 "EventCode": "0x42", 11621 "EventName": "UNC_M3UPI_RxC_INSERTS_VN1.BL_NCS", 11622 "Experimental": "1", 11623 "PerPkg": "1", 11624 "PublicDescription": "VN1 Ingress (from CMS) Queue - Inserts : NCS on BL : Counts the number of allocations into the UPI VN1 Ingress. This tracks one of the three rings that are used by the UPI agent. This can be used in conjunction with the UPI VN1 Ingress Occupancy Accumulator event in order to calculate average queue latency. Multiple ingress buffers can be tracked at a given time using multiple counters. : Non-Coherent Standard (NCS) messages on BL.", 11625 "UMask": "0x40", 11626 "Unit": "M3UPI" 11627 }, 11628 { 11629 "BriefDescription": "VN1 Ingress (from CMS) Queue - Inserts : RSP on BL", 11630 "Counter": "0,1,2,3", 11631 "EventCode": "0x42", 11632 "EventName": "UNC_M3UPI_RxC_INSERTS_VN1.BL_RSP", 11633 "Experimental": "1", 11634 "PerPkg": "1", 11635 "PublicDescription": "VN1 Ingress (from CMS) Queue - Inserts : RSP on BL : Counts the number of allocations into the UPI VN1 Ingress. This tracks one of the three rings that are used by the UPI agent. This can be used in conjunction with the UPI VN1 Ingress Occupancy Accumulator event in order to calculate average queue latency. Multiple ingress buffers can be tracked at a given time using multiple counters. : Response (RSP) messages on BL. RSP packets are used to transmit a variety of protocol flits including grants and completions (CMP).", 11636 "UMask": "0x8", 11637 "Unit": "M3UPI" 11638 }, 11639 { 11640 "BriefDescription": "VN1 Ingress (from CMS) Queue - Inserts : WB on BL", 11641 "Counter": "0,1,2,3", 11642 "EventCode": "0x42", 11643 "EventName": "UNC_M3UPI_RxC_INSERTS_VN1.BL_WB", 11644 "Experimental": "1", 11645 "PerPkg": "1", 11646 "PublicDescription": "VN1 Ingress (from CMS) Queue - Inserts : WB on BL : Counts the number of allocations into the UPI VN1 Ingress. This tracks one of the three rings that are used by the UPI agent. This can be used in conjunction with the UPI VN1 Ingress Occupancy Accumulator event in order to calculate average queue latency. Multiple ingress buffers can be tracked at a given time using multiple counters. : Data Response (WB) messages on BL. WB is generally used to transmit data with coherency. For example, remote reads and writes, or cache to cache transfers will transmit their data using WB.", 11647 "UMask": "0x10", 11648 "Unit": "M3UPI" 11649 }, 11650 { 11651 "BriefDescription": "VN0 Ingress (from CMS) Queue - Occupancy : REQ on AD", 11652 "Counter": "0,1,2,3", 11653 "EventCode": "0x45", 11654 "EventName": "UNC_M3UPI_RxC_OCCUPANCY_VN0.AD_REQ", 11655 "Experimental": "1", 11656 "PerPkg": "1", 11657 "PublicDescription": "VN0 Ingress (from CMS) Queue - Occupancy : REQ on AD : Accumulates the occupancy of a given UPI VN1 Ingress queue in each cycle. This tracks one of the three ring Ingress buffers. This can be used with the UPI VN1 Ingress Not Empty event to calculate average occupancy or the UPI VN1 Ingress Allocations event in order to calculate average queuing latency. : Home (REQ) messages on AD. REQ is generally used to send requests, request responses, and snoop responses.", 11658 "UMask": "0x1", 11659 "Unit": "M3UPI" 11660 }, 11661 { 11662 "BriefDescription": "VN0 Ingress (from CMS) Queue - Occupancy : RSP on AD", 11663 "Counter": "0,1,2,3", 11664 "EventCode": "0x45", 11665 "EventName": "UNC_M3UPI_RxC_OCCUPANCY_VN0.AD_RSP", 11666 "Experimental": "1", 11667 "PerPkg": "1", 11668 "PublicDescription": "VN0 Ingress (from CMS) Queue - Occupancy : RSP on AD : Accumulates the occupancy of a given UPI VN1 Ingress queue in each cycle. This tracks one of the three ring Ingress buffers. This can be used with the UPI VN1 Ingress Not Empty event to calculate average occupancy or the UPI VN1 Ingress Allocations event in order to calculate average queuing latency. : Response (RSP) messages on AD. RSP packets are used to transmit a variety of protocol flits including grants and completions (CMP).", 11669 "UMask": "0x4", 11670 "Unit": "M3UPI" 11671 }, 11672 { 11673 "BriefDescription": "VN0 Ingress (from CMS) Queue - Occupancy : SNP on AD", 11674 "Counter": "0,1,2,3", 11675 "EventCode": "0x45", 11676 "EventName": "UNC_M3UPI_RxC_OCCUPANCY_VN0.AD_SNP", 11677 "Experimental": "1", 11678 "PerPkg": "1", 11679 "PublicDescription": "VN0 Ingress (from CMS) Queue - Occupancy : SNP on AD : Accumulates the occupancy of a given UPI VN1 Ingress queue in each cycle. This tracks one of the three ring Ingress buffers. This can be used with the UPI VN1 Ingress Not Empty event to calculate average occupancy or the UPI VN1 Ingress Allocations event in order to calculate average queuing latency. : Snoops (SNP) messages on AD. SNP is used for outgoing snoops.", 11680 "UMask": "0x2", 11681 "Unit": "M3UPI" 11682 }, 11683 { 11684 "BriefDescription": "VN0 Ingress (from CMS) Queue - Occupancy : NCB on BL", 11685 "Counter": "0,1,2,3", 11686 "EventCode": "0x45", 11687 "EventName": "UNC_M3UPI_RxC_OCCUPANCY_VN0.BL_NCB", 11688 "Experimental": "1", 11689 "PerPkg": "1", 11690 "PublicDescription": "VN0 Ingress (from CMS) Queue - Occupancy : NCB on BL : Accumulates the occupancy of a given UPI VN1 Ingress queue in each cycle. This tracks one of the three ring Ingress buffers. This can be used with the UPI VN1 Ingress Not Empty event to calculate average occupancy or the UPI VN1 Ingress Allocations event in order to calculate average queuing latency. : Non-Coherent Broadcast (NCB) messages on BL. NCB is generally used to transmit data without coherency. For example, non-coherent read data returns.", 11691 "UMask": "0x20", 11692 "Unit": "M3UPI" 11693 }, 11694 { 11695 "BriefDescription": "VN0 Ingress (from CMS) Queue - Occupancy : NCS on BL", 11696 "Counter": "0,1,2,3", 11697 "EventCode": "0x45", 11698 "EventName": "UNC_M3UPI_RxC_OCCUPANCY_VN0.BL_NCS", 11699 "Experimental": "1", 11700 "PerPkg": "1", 11701 "PublicDescription": "VN0 Ingress (from CMS) Queue - Occupancy : NCS on BL : Accumulates the occupancy of a given UPI VN1 Ingress queue in each cycle. This tracks one of the three ring Ingress buffers. This can be used with the UPI VN1 Ingress Not Empty event to calculate average occupancy or the UPI VN1 Ingress Allocations event in order to calculate average queuing latency. : Non-Coherent Standard (NCS) messages on BL.", 11702 "UMask": "0x40", 11703 "Unit": "M3UPI" 11704 }, 11705 { 11706 "BriefDescription": "VN0 Ingress (from CMS) Queue - Occupancy : RSP on BL", 11707 "Counter": "0,1,2,3", 11708 "EventCode": "0x45", 11709 "EventName": "UNC_M3UPI_RxC_OCCUPANCY_VN0.BL_RSP", 11710 "Experimental": "1", 11711 "PerPkg": "1", 11712 "PublicDescription": "VN0 Ingress (from CMS) Queue - Occupancy : RSP on BL : Accumulates the occupancy of a given UPI VN1 Ingress queue in each cycle. This tracks one of the three ring Ingress buffers. This can be used with the UPI VN1 Ingress Not Empty event to calculate average occupancy or the UPI VN1 Ingress Allocations event in order to calculate average queuing latency. : Response (RSP) messages on BL. RSP packets are used to transmit a variety of protocol flits including grants and completions (CMP).", 11713 "UMask": "0x8", 11714 "Unit": "M3UPI" 11715 }, 11716 { 11717 "BriefDescription": "VN0 Ingress (from CMS) Queue - Occupancy : WB on BL", 11718 "Counter": "0,1,2,3", 11719 "EventCode": "0x45", 11720 "EventName": "UNC_M3UPI_RxC_OCCUPANCY_VN0.BL_WB", 11721 "Experimental": "1", 11722 "PerPkg": "1", 11723 "PublicDescription": "VN0 Ingress (from CMS) Queue - Occupancy : WB on BL : Accumulates the occupancy of a given UPI VN1 Ingress queue in each cycle. This tracks one of the three ring Ingress buffers. This can be used with the UPI VN1 Ingress Not Empty event to calculate average occupancy or the UPI VN1 Ingress Allocations event in order to calculate average queuing latency. : Data Response (WB) messages on BL. WB is generally used to transmit data with coherency. For example, remote reads and writes, or cache to cache transfers will transmit their data using WB.", 11724 "UMask": "0x10", 11725 "Unit": "M3UPI" 11726 }, 11727 { 11728 "BriefDescription": "VN1 Ingress (from CMS) Queue - Occupancy : REQ on AD", 11729 "Counter": "0,1,2,3", 11730 "EventCode": "0x46", 11731 "EventName": "UNC_M3UPI_RxC_OCCUPANCY_VN1.AD_REQ", 11732 "Experimental": "1", 11733 "PerPkg": "1", 11734 "PublicDescription": "VN1 Ingress (from CMS) Queue - Occupancy : REQ on AD : Accumulates the occupancy of a given UPI VN1 Ingress queue in each cycle. This tracks one of the three ring Ingress buffers. This can be used with the UPI VN1 Ingress Not Empty event to calculate average occupancy or the UPI VN1 Ingress Allocations event in order to calculate average queuing latency. : Home (REQ) messages on AD. REQ is generally used to send requests, request responses, and snoop responses.", 11735 "UMask": "0x1", 11736 "Unit": "M3UPI" 11737 }, 11738 { 11739 "BriefDescription": "VN1 Ingress (from CMS) Queue - Occupancy : RSP on AD", 11740 "Counter": "0,1,2,3", 11741 "EventCode": "0x46", 11742 "EventName": "UNC_M3UPI_RxC_OCCUPANCY_VN1.AD_RSP", 11743 "Experimental": "1", 11744 "PerPkg": "1", 11745 "PublicDescription": "VN1 Ingress (from CMS) Queue - Occupancy : RSP on AD : Accumulates the occupancy of a given UPI VN1 Ingress queue in each cycle. This tracks one of the three ring Ingress buffers. This can be used with the UPI VN1 Ingress Not Empty event to calculate average occupancy or the UPI VN1 Ingress Allocations event in order to calculate average queuing latency. : Response (RSP) messages on AD. RSP packets are used to transmit a variety of protocol flits including grants and completions (CMP).", 11746 "UMask": "0x4", 11747 "Unit": "M3UPI" 11748 }, 11749 { 11750 "BriefDescription": "VN1 Ingress (from CMS) Queue - Occupancy : SNP on AD", 11751 "Counter": "0,1,2,3", 11752 "EventCode": "0x46", 11753 "EventName": "UNC_M3UPI_RxC_OCCUPANCY_VN1.AD_SNP", 11754 "Experimental": "1", 11755 "PerPkg": "1", 11756 "PublicDescription": "VN1 Ingress (from CMS) Queue - Occupancy : SNP on AD : Accumulates the occupancy of a given UPI VN1 Ingress queue in each cycle. This tracks one of the three ring Ingress buffers. This can be used with the UPI VN1 Ingress Not Empty event to calculate average occupancy or the UPI VN1 Ingress Allocations event in order to calculate average queuing latency. : Snoops (SNP) messages on AD. SNP is used for outgoing snoops.", 11757 "UMask": "0x2", 11758 "Unit": "M3UPI" 11759 }, 11760 { 11761 "BriefDescription": "VN1 Ingress (from CMS) Queue - Occupancy : NCB on BL", 11762 "Counter": "0,1,2,3", 11763 "EventCode": "0x46", 11764 "EventName": "UNC_M3UPI_RxC_OCCUPANCY_VN1.BL_NCB", 11765 "Experimental": "1", 11766 "PerPkg": "1", 11767 "PublicDescription": "VN1 Ingress (from CMS) Queue - Occupancy : NCB on BL : Accumulates the occupancy of a given UPI VN1 Ingress queue in each cycle. This tracks one of the three ring Ingress buffers. This can be used with the UPI VN1 Ingress Not Empty event to calculate average occupancy or the UPI VN1 Ingress Allocations event in order to calculate average queuing latency. : Non-Coherent Broadcast (NCB) messages on BL. NCB is generally used to transmit data without coherency. For example, non-coherent read data returns.", 11768 "UMask": "0x20", 11769 "Unit": "M3UPI" 11770 }, 11771 { 11772 "BriefDescription": "VN1 Ingress (from CMS) Queue - Occupancy : NCS on BL", 11773 "Counter": "0,1,2,3", 11774 "EventCode": "0x46", 11775 "EventName": "UNC_M3UPI_RxC_OCCUPANCY_VN1.BL_NCS", 11776 "Experimental": "1", 11777 "PerPkg": "1", 11778 "PublicDescription": "VN1 Ingress (from CMS) Queue - Occupancy : NCS on BL : Accumulates the occupancy of a given UPI VN1 Ingress queue in each cycle. This tracks one of the three ring Ingress buffers. This can be used with the UPI VN1 Ingress Not Empty event to calculate average occupancy or the UPI VN1 Ingress Allocations event in order to calculate average queuing latency. : Non-Coherent Standard (NCS) messages on BL.", 11779 "UMask": "0x40", 11780 "Unit": "M3UPI" 11781 }, 11782 { 11783 "BriefDescription": "VN1 Ingress (from CMS) Queue - Occupancy : RSP on BL", 11784 "Counter": "0,1,2,3", 11785 "EventCode": "0x46", 11786 "EventName": "UNC_M3UPI_RxC_OCCUPANCY_VN1.BL_RSP", 11787 "Experimental": "1", 11788 "PerPkg": "1", 11789 "PublicDescription": "VN1 Ingress (from CMS) Queue - Occupancy : RSP on BL : Accumulates the occupancy of a given UPI VN1 Ingress queue in each cycle. This tracks one of the three ring Ingress buffers. This can be used with the UPI VN1 Ingress Not Empty event to calculate average occupancy or the UPI VN1 Ingress Allocations event in order to calculate average queuing latency. : Response (RSP) messages on BL. RSP packets are used to transmit a variety of protocol flits including grants and completions (CMP).", 11790 "UMask": "0x8", 11791 "Unit": "M3UPI" 11792 }, 11793 { 11794 "BriefDescription": "VN1 Ingress (from CMS) Queue - Occupancy : WB on BL", 11795 "Counter": "0,1,2,3", 11796 "EventCode": "0x46", 11797 "EventName": "UNC_M3UPI_RxC_OCCUPANCY_VN1.BL_WB", 11798 "Experimental": "1", 11799 "PerPkg": "1", 11800 "PublicDescription": "VN1 Ingress (from CMS) Queue - Occupancy : WB on BL : Accumulates the occupancy of a given UPI VN1 Ingress queue in each cycle. This tracks one of the three ring Ingress buffers. This can be used with the UPI VN1 Ingress Not Empty event to calculate average occupancy or the UPI VN1 Ingress Allocations event in order to calculate average queuing latency. : Data Response (WB) messages on BL. WB is generally used to transmit data with coherency. For example, remote reads and writes, or cache to cache transfers will transmit their data using WB.", 11801 "UMask": "0x10", 11802 "Unit": "M3UPI" 11803 }, 11804 { 11805 "BriefDescription": "VN0 message can't slot into flit : REQ on AD", 11806 "Counter": "0,1,2", 11807 "EventCode": "0x4E", 11808 "EventName": "UNC_M3UPI_RxC_PACKING_MISS_VN0.AD_REQ", 11809 "Experimental": "1", 11810 "PerPkg": "1", 11811 "PublicDescription": "VN0 message can't slot into flit : REQ on AD : Count cases where Ingress has packets to send but did not have time to pack into flit before sending to Agent so slot was left NULL which could have been used. : Home (REQ) messages on AD. REQ is generally used to send requests, request responses, and snoop responses.", 11812 "UMask": "0x1", 11813 "Unit": "M3UPI" 11814 }, 11815 { 11816 "BriefDescription": "VN0 message can't slot into flit : RSP on AD", 11817 "Counter": "0,1,2", 11818 "EventCode": "0x4E", 11819 "EventName": "UNC_M3UPI_RxC_PACKING_MISS_VN0.AD_RSP", 11820 "Experimental": "1", 11821 "PerPkg": "1", 11822 "PublicDescription": "VN0 message can't slot into flit : RSP on AD : Count cases where Ingress has packets to send but did not have time to pack into flit before sending to Agent so slot was left NULL which could have been used. : Response (RSP) messages on AD. RSP packets are used to transmit a variety of protocol flits including grants and completions (CMP).", 11823 "UMask": "0x4", 11824 "Unit": "M3UPI" 11825 }, 11826 { 11827 "BriefDescription": "VN0 message can't slot into flit : SNP on AD", 11828 "Counter": "0,1,2", 11829 "EventCode": "0x4E", 11830 "EventName": "UNC_M3UPI_RxC_PACKING_MISS_VN0.AD_SNP", 11831 "Experimental": "1", 11832 "PerPkg": "1", 11833 "PublicDescription": "VN0 message can't slot into flit : SNP on AD : Count cases where Ingress has packets to send but did not have time to pack into flit before sending to Agent so slot was left NULL which could have been used. : Snoops (SNP) messages on AD. SNP is used for outgoing snoops.", 11834 "UMask": "0x2", 11835 "Unit": "M3UPI" 11836 }, 11837 { 11838 "BriefDescription": "VN0 message can't slot into flit : NCB on BL", 11839 "Counter": "0,1,2", 11840 "EventCode": "0x4E", 11841 "EventName": "UNC_M3UPI_RxC_PACKING_MISS_VN0.BL_NCB", 11842 "Experimental": "1", 11843 "PerPkg": "1", 11844 "PublicDescription": "VN0 message can't slot into flit : NCB on BL : Count cases where Ingress has packets to send but did not have time to pack into flit before sending to Agent so slot was left NULL which could have been used. : Non-Coherent Broadcast (NCB) messages on BL. NCB is generally used to transmit data without coherency. For example, non-coherent read data returns.", 11845 "UMask": "0x20", 11846 "Unit": "M3UPI" 11847 }, 11848 { 11849 "BriefDescription": "VN0 message can't slot into flit : NCS on BL", 11850 "Counter": "0,1,2", 11851 "EventCode": "0x4E", 11852 "EventName": "UNC_M3UPI_RxC_PACKING_MISS_VN0.BL_NCS", 11853 "Experimental": "1", 11854 "PerPkg": "1", 11855 "PublicDescription": "VN0 message can't slot into flit : NCS on BL : Count cases where Ingress has packets to send but did not have time to pack into flit before sending to Agent so slot was left NULL which could have been used. : Non-Coherent Standard (NCS) messages on BL.", 11856 "UMask": "0x40", 11857 "Unit": "M3UPI" 11858 }, 11859 { 11860 "BriefDescription": "VN0 message can't slot into flit : RSP on BL", 11861 "Counter": "0,1,2", 11862 "EventCode": "0x4E", 11863 "EventName": "UNC_M3UPI_RxC_PACKING_MISS_VN0.BL_RSP", 11864 "Experimental": "1", 11865 "PerPkg": "1", 11866 "PublicDescription": "VN0 message can't slot into flit : RSP on BL : Count cases where Ingress has packets to send but did not have time to pack into flit before sending to Agent so slot was left NULL which could have been used. : Response (RSP) messages on BL. RSP packets are used to transmit a variety of protocol flits including grants and completions (CMP).", 11867 "UMask": "0x8", 11868 "Unit": "M3UPI" 11869 }, 11870 { 11871 "BriefDescription": "VN0 message can't slot into flit : WB on BL", 11872 "Counter": "0,1,2", 11873 "EventCode": "0x4E", 11874 "EventName": "UNC_M3UPI_RxC_PACKING_MISS_VN0.BL_WB", 11875 "Experimental": "1", 11876 "PerPkg": "1", 11877 "PublicDescription": "VN0 message can't slot into flit : WB on BL : Count cases where Ingress has packets to send but did not have time to pack into flit before sending to Agent so slot was left NULL which could have been used. : Data Response (WB) messages on BL. WB is generally used to transmit data with coherency. For example, remote reads and writes, or cache to cache transfers will transmit their data using WB.", 11878 "UMask": "0x10", 11879 "Unit": "M3UPI" 11880 }, 11881 { 11882 "BriefDescription": "VN1 message can't slot into flit : REQ on AD", 11883 "Counter": "0,1,2", 11884 "EventCode": "0x4F", 11885 "EventName": "UNC_M3UPI_RxC_PACKING_MISS_VN1.AD_REQ", 11886 "Experimental": "1", 11887 "PerPkg": "1", 11888 "PublicDescription": "VN1 message can't slot into flit : REQ on AD : Count cases where Ingress has packets to send but did not have time to pack into flit before sending to Agent so slot was left NULL which could have been used. : Home (REQ) messages on AD. REQ is generally used to send requests, request responses, and snoop responses.", 11889 "UMask": "0x1", 11890 "Unit": "M3UPI" 11891 }, 11892 { 11893 "BriefDescription": "VN1 message can't slot into flit : RSP on AD", 11894 "Counter": "0,1,2", 11895 "EventCode": "0x4F", 11896 "EventName": "UNC_M3UPI_RxC_PACKING_MISS_VN1.AD_RSP", 11897 "Experimental": "1", 11898 "PerPkg": "1", 11899 "PublicDescription": "VN1 message can't slot into flit : RSP on AD : Count cases where Ingress has packets to send but did not have time to pack into flit before sending to Agent so slot was left NULL which could have been used. : Response (RSP) messages on AD. RSP packets are used to transmit a variety of protocol flits including grants and completions (CMP).", 11900 "UMask": "0x4", 11901 "Unit": "M3UPI" 11902 }, 11903 { 11904 "BriefDescription": "VN1 message can't slot into flit : SNP on AD", 11905 "Counter": "0,1,2", 11906 "EventCode": "0x4F", 11907 "EventName": "UNC_M3UPI_RxC_PACKING_MISS_VN1.AD_SNP", 11908 "Experimental": "1", 11909 "PerPkg": "1", 11910 "PublicDescription": "VN1 message can't slot into flit : SNP on AD : Count cases where Ingress has packets to send but did not have time to pack into flit before sending to Agent so slot was left NULL which could have been used. : Snoops (SNP) messages on AD. SNP is used for outgoing snoops.", 11911 "UMask": "0x2", 11912 "Unit": "M3UPI" 11913 }, 11914 { 11915 "BriefDescription": "VN1 message can't slot into flit : NCB on BL", 11916 "Counter": "0,1,2", 11917 "EventCode": "0x4F", 11918 "EventName": "UNC_M3UPI_RxC_PACKING_MISS_VN1.BL_NCB", 11919 "Experimental": "1", 11920 "PerPkg": "1", 11921 "PublicDescription": "VN1 message can't slot into flit : NCB on BL : Count cases where Ingress has packets to send but did not have time to pack into flit before sending to Agent so slot was left NULL which could have been used. : Non-Coherent Broadcast (NCB) messages on BL. NCB is generally used to transmit data without coherency. For example, non-coherent read data returns.", 11922 "UMask": "0x20", 11923 "Unit": "M3UPI" 11924 }, 11925 { 11926 "BriefDescription": "VN1 message can't slot into flit : NCS on BL", 11927 "Counter": "0,1,2", 11928 "EventCode": "0x4F", 11929 "EventName": "UNC_M3UPI_RxC_PACKING_MISS_VN1.BL_NCS", 11930 "Experimental": "1", 11931 "PerPkg": "1", 11932 "PublicDescription": "VN1 message can't slot into flit : NCS on BL : Count cases where Ingress has packets to send but did not have time to pack into flit before sending to Agent so slot was left NULL which could have been used. : Non-Coherent Standard (NCS) messages on BL.", 11933 "UMask": "0x40", 11934 "Unit": "M3UPI" 11935 }, 11936 { 11937 "BriefDescription": "VN1 message can't slot into flit : RSP on BL", 11938 "Counter": "0,1,2", 11939 "EventCode": "0x4F", 11940 "EventName": "UNC_M3UPI_RxC_PACKING_MISS_VN1.BL_RSP", 11941 "Experimental": "1", 11942 "PerPkg": "1", 11943 "PublicDescription": "VN1 message can't slot into flit : RSP on BL : Count cases where Ingress has packets to send but did not have time to pack into flit before sending to Agent so slot was left NULL which could have been used. : Response (RSP) messages on BL. RSP packets are used to transmit a variety of protocol flits including grants and completions (CMP).", 11944 "UMask": "0x8", 11945 "Unit": "M3UPI" 11946 }, 11947 { 11948 "BriefDescription": "VN1 message can't slot into flit : WB on BL", 11949 "Counter": "0,1,2", 11950 "EventCode": "0x4F", 11951 "EventName": "UNC_M3UPI_RxC_PACKING_MISS_VN1.BL_WB", 11952 "Experimental": "1", 11953 "PerPkg": "1", 11954 "PublicDescription": "VN1 message can't slot into flit : WB on BL : Count cases where Ingress has packets to send but did not have time to pack into flit before sending to Agent so slot was left NULL which could have been used. : Data Response (WB) messages on BL. WB is generally used to transmit data with coherency. For example, remote reads and writes, or cache to cache transfers will transmit their data using WB.", 11955 "UMask": "0x10", 11956 "Unit": "M3UPI" 11957 }, 11958 { 11959 "BriefDescription": "Remote VNA Credits : Any In Use", 11960 "Counter": "0,1,2,3", 11961 "EventCode": "0x5A", 11962 "EventName": "UNC_M3UPI_RxC_VNA_CRD.ANY_IN_USE", 11963 "Experimental": "1", 11964 "PerPkg": "1", 11965 "PublicDescription": "Remote VNA Credits : Any In Use : At least one remote vna credit is in use", 11966 "UMask": "0x20", 11967 "Unit": "M3UPI" 11968 }, 11969 { 11970 "BriefDescription": "Remote VNA Credits : Corrected", 11971 "Counter": "0,1,2,3", 11972 "EventCode": "0x5A", 11973 "EventName": "UNC_M3UPI_RxC_VNA_CRD.CORRECTED", 11974 "Experimental": "1", 11975 "PerPkg": "1", 11976 "PublicDescription": "Remote VNA Credits : Corrected : Number of remote vna credits corrected (local return) per cycle", 11977 "UMask": "0x1", 11978 "Unit": "M3UPI" 11979 }, 11980 { 11981 "BriefDescription": "Remote VNA Credits : Level < 1", 11982 "Counter": "0,1,2,3", 11983 "EventCode": "0x5A", 11984 "EventName": "UNC_M3UPI_RxC_VNA_CRD.LT1", 11985 "Experimental": "1", 11986 "PerPkg": "1", 11987 "PublicDescription": "Remote VNA Credits : Level < 1 : Remote vna credit level is less than 1 (i.e. no vna credits available)", 11988 "UMask": "0x2", 11989 "Unit": "M3UPI" 11990 }, 11991 { 11992 "BriefDescription": "Remote VNA Credits : Level < 10", 11993 "Counter": "0,1,2,3", 11994 "EventCode": "0x5A", 11995 "EventName": "UNC_M3UPI_RxC_VNA_CRD.LT10", 11996 "Experimental": "1", 11997 "PerPkg": "1", 11998 "PublicDescription": "Remote VNA Credits : Level < 10 : remote vna credit level is less than 10; parallel vn0/vn1 arb not possible", 11999 "UMask": "0x10", 12000 "Unit": "M3UPI" 12001 }, 12002 { 12003 "BriefDescription": "Remote VNA Credits : Level < 4", 12004 "Counter": "0,1,2,3", 12005 "EventCode": "0x5A", 12006 "EventName": "UNC_M3UPI_RxC_VNA_CRD.LT4", 12007 "Experimental": "1", 12008 "PerPkg": "1", 12009 "PublicDescription": "Remote VNA Credits : Level < 4 : Remote vna credit level is less than 4; bl (or ad requiring 4 vna) cannot arb on vna", 12010 "UMask": "0x4", 12011 "Unit": "M3UPI" 12012 }, 12013 { 12014 "BriefDescription": "Remote VNA Credits : Level < 5", 12015 "Counter": "0,1,2,3", 12016 "EventCode": "0x5A", 12017 "EventName": "UNC_M3UPI_RxC_VNA_CRD.LT5", 12018 "Experimental": "1", 12019 "PerPkg": "1", 12020 "PublicDescription": "Remote VNA Credits : Level < 5 : Remote vna credit level is less than 5; parallel ad/bl arb on vna not possible", 12021 "UMask": "0x8", 12022 "Unit": "M3UPI" 12023 }, 12024 { 12025 "BriefDescription": "UNC_M3UPI_RxC_VNA_CRD_MISC.REQ_ADBL_ALLOC_L5", 12026 "Counter": "0,1,2,3", 12027 "EventCode": "0x59", 12028 "EventName": "UNC_M3UPI_RxC_VNA_CRD_MISC.REQ_ADBL_ALLOC_L5", 12029 "Experimental": "1", 12030 "PerPkg": "1", 12031 "PublicDescription": ": remote vna credit count was less than 5 and allocation to ad or bl messages was required", 12032 "UMask": "0x2", 12033 "Unit": "M3UPI" 12034 }, 12035 { 12036 "BriefDescription": "UNC_M3UPI_RxC_VNA_CRD_MISC.REQ_VN01_ALLOC_LT10", 12037 "Counter": "0,1,2,3", 12038 "EventCode": "0x59", 12039 "EventName": "UNC_M3UPI_RxC_VNA_CRD_MISC.REQ_VN01_ALLOC_LT10", 12040 "Experimental": "1", 12041 "PerPkg": "1", 12042 "PublicDescription": ": remote vna credit count was less than 10 and allocation to vn0 or vn1 was required", 12043 "UMask": "0x1", 12044 "Unit": "M3UPI" 12045 }, 12046 { 12047 "BriefDescription": "UNC_M3UPI_RxC_VNA_CRD_MISC.VN0_JUST_AD", 12048 "Counter": "0,1,2,3", 12049 "EventCode": "0x59", 12050 "EventName": "UNC_M3UPI_RxC_VNA_CRD_MISC.VN0_JUST_AD", 12051 "Experimental": "1", 12052 "PerPkg": "1", 12053 "PublicDescription": ": on vn0, remote vna credits were allocated only to ad messages, not to bl", 12054 "UMask": "0x10", 12055 "Unit": "M3UPI" 12056 }, 12057 { 12058 "BriefDescription": "UNC_M3UPI_RxC_VNA_CRD_MISC.VN0_JUST_BL", 12059 "Counter": "0,1,2,3", 12060 "EventCode": "0x59", 12061 "EventName": "UNC_M3UPI_RxC_VNA_CRD_MISC.VN0_JUST_BL", 12062 "Experimental": "1", 12063 "PerPkg": "1", 12064 "PublicDescription": ": on vn0, remote vna credits were allocated only to bl messages, not to ad", 12065 "UMask": "0x20", 12066 "Unit": "M3UPI" 12067 }, 12068 { 12069 "BriefDescription": "UNC_M3UPI_RxC_VNA_CRD_MISC.VN0_ONLY", 12070 "Counter": "0,1,2,3", 12071 "EventCode": "0x59", 12072 "EventName": "UNC_M3UPI_RxC_VNA_CRD_MISC.VN0_ONLY", 12073 "Experimental": "1", 12074 "PerPkg": "1", 12075 "PublicDescription": ": remote vna credits were allocated only to vn0, not to vn1", 12076 "UMask": "0x4", 12077 "Unit": "M3UPI" 12078 }, 12079 { 12080 "BriefDescription": "UNC_M3UPI_RxC_VNA_CRD_MISC.VN1_JUST_AD", 12081 "Counter": "0,1,2,3", 12082 "EventCode": "0x59", 12083 "EventName": "UNC_M3UPI_RxC_VNA_CRD_MISC.VN1_JUST_AD", 12084 "Experimental": "1", 12085 "PerPkg": "1", 12086 "PublicDescription": ": on vn1, remote vna credits were allocated only to ad messages, not to bl", 12087 "UMask": "0x40", 12088 "Unit": "M3UPI" 12089 }, 12090 { 12091 "BriefDescription": "UNC_M3UPI_RxC_VNA_CRD_MISC.VN1_JUST_BL", 12092 "Counter": "0,1,2,3", 12093 "EventCode": "0x59", 12094 "EventName": "UNC_M3UPI_RxC_VNA_CRD_MISC.VN1_JUST_BL", 12095 "Experimental": "1", 12096 "PerPkg": "1", 12097 "PublicDescription": ": on vn1, remote vna credits were allocated only to bl messages, not to ad", 12098 "UMask": "0x80", 12099 "Unit": "M3UPI" 12100 }, 12101 { 12102 "BriefDescription": "UNC_M3UPI_RxC_VNA_CRD_MISC.VN1_ONLY", 12103 "Counter": "0,1,2,3", 12104 "EventCode": "0x59", 12105 "EventName": "UNC_M3UPI_RxC_VNA_CRD_MISC.VN1_ONLY", 12106 "Experimental": "1", 12107 "PerPkg": "1", 12108 "PublicDescription": ": remote vna credits were allocated only to vn1, not to vn0", 12109 "UMask": "0x8", 12110 "Unit": "M3UPI" 12111 }, 12112 { 12113 "BriefDescription": "Transgress Injection Starvation : AD - All", 12114 "Counter": "0,1,2,3", 12115 "EventCode": "0xE5", 12116 "EventName": "UNC_M3UPI_RxR_BUSY_STARVED.AD_ALL", 12117 "Experimental": "1", 12118 "PerPkg": "1", 12119 "PublicDescription": "Transgress Injection Starvation : AD - All : Counts cycles under injection starvation mode. This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time. In this case, because a message from the other queue has higher priority : All == Credited + Uncredited", 12120 "UMask": "0x11", 12121 "Unit": "M3UPI" 12122 }, 12123 { 12124 "BriefDescription": "Transgress Injection Starvation : AD - Credited", 12125 "Counter": "0,1,2,3", 12126 "EventCode": "0xE5", 12127 "EventName": "UNC_M3UPI_RxR_BUSY_STARVED.AD_CRD", 12128 "Experimental": "1", 12129 "PerPkg": "1", 12130 "PublicDescription": "Transgress Injection Starvation : AD - Credited : Counts cycles under injection starvation mode. This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time. In this case, because a message from the other queue has higher priority", 12131 "UMask": "0x10", 12132 "Unit": "M3UPI" 12133 }, 12134 { 12135 "BriefDescription": "Transgress Injection Starvation : AD - Uncredited", 12136 "Counter": "0,1,2,3", 12137 "EventCode": "0xE5", 12138 "EventName": "UNC_M3UPI_RxR_BUSY_STARVED.AD_UNCRD", 12139 "Experimental": "1", 12140 "PerPkg": "1", 12141 "PublicDescription": "Transgress Injection Starvation : AD - Uncredited : Counts cycles under injection starvation mode. This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time. In this case, because a message from the other queue has higher priority", 12142 "UMask": "0x1", 12143 "Unit": "M3UPI" 12144 }, 12145 { 12146 "BriefDescription": "Transgress Injection Starvation : BL - All", 12147 "Counter": "0,1,2,3", 12148 "EventCode": "0xE5", 12149 "EventName": "UNC_M3UPI_RxR_BUSY_STARVED.BL_ALL", 12150 "Experimental": "1", 12151 "PerPkg": "1", 12152 "PublicDescription": "Transgress Injection Starvation : BL - All : Counts cycles under injection starvation mode. This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time. In this case, because a message from the other queue has higher priority : All == Credited + Uncredited", 12153 "UMask": "0x44", 12154 "Unit": "M3UPI" 12155 }, 12156 { 12157 "BriefDescription": "Transgress Injection Starvation : BL - Credited", 12158 "Counter": "0,1,2,3", 12159 "EventCode": "0xE5", 12160 "EventName": "UNC_M3UPI_RxR_BUSY_STARVED.BL_CRD", 12161 "Experimental": "1", 12162 "PerPkg": "1", 12163 "PublicDescription": "Transgress Injection Starvation : BL - Credited : Counts cycles under injection starvation mode. This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time. In this case, because a message from the other queue has higher priority", 12164 "UMask": "0x40", 12165 "Unit": "M3UPI" 12166 }, 12167 { 12168 "BriefDescription": "Transgress Injection Starvation : BL - Uncredited", 12169 "Counter": "0,1,2,3", 12170 "EventCode": "0xE5", 12171 "EventName": "UNC_M3UPI_RxR_BUSY_STARVED.BL_UNCRD", 12172 "Experimental": "1", 12173 "PerPkg": "1", 12174 "PublicDescription": "Transgress Injection Starvation : BL - Uncredited : Counts cycles under injection starvation mode. This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time. In this case, because a message from the other queue has higher priority", 12175 "UMask": "0x4", 12176 "Unit": "M3UPI" 12177 }, 12178 { 12179 "BriefDescription": "Transgress Ingress Bypass : AD - All", 12180 "Counter": "0,1,2,3", 12181 "EventCode": "0xE2", 12182 "EventName": "UNC_M3UPI_RxR_BYPASS.AD_ALL", 12183 "Experimental": "1", 12184 "PerPkg": "1", 12185 "PublicDescription": "Transgress Ingress Bypass : AD - All : Number of packets bypassing the CMS Ingress : All == Credited + Uncredited", 12186 "UMask": "0x11", 12187 "Unit": "M3UPI" 12188 }, 12189 { 12190 "BriefDescription": "Transgress Ingress Bypass : AD - Credited", 12191 "Counter": "0,1,2,3", 12192 "EventCode": "0xE2", 12193 "EventName": "UNC_M3UPI_RxR_BYPASS.AD_CRD", 12194 "Experimental": "1", 12195 "PerPkg": "1", 12196 "PublicDescription": "Transgress Ingress Bypass : AD - Credited : Number of packets bypassing the CMS Ingress", 12197 "UMask": "0x10", 12198 "Unit": "M3UPI" 12199 }, 12200 { 12201 "BriefDescription": "Transgress Ingress Bypass : AD - Uncredited", 12202 "Counter": "0,1,2,3", 12203 "EventCode": "0xE2", 12204 "EventName": "UNC_M3UPI_RxR_BYPASS.AD_UNCRD", 12205 "Experimental": "1", 12206 "PerPkg": "1", 12207 "PublicDescription": "Transgress Ingress Bypass : AD - Uncredited : Number of packets bypassing the CMS Ingress", 12208 "UMask": "0x1", 12209 "Unit": "M3UPI" 12210 }, 12211 { 12212 "BriefDescription": "Transgress Ingress Bypass : AK", 12213 "Counter": "0,1,2,3", 12214 "EventCode": "0xE2", 12215 "EventName": "UNC_M3UPI_RxR_BYPASS.AK", 12216 "Experimental": "1", 12217 "PerPkg": "1", 12218 "PublicDescription": "Transgress Ingress Bypass : AK : Number of packets bypassing the CMS Ingress", 12219 "UMask": "0x2", 12220 "Unit": "M3UPI" 12221 }, 12222 { 12223 "BriefDescription": "Transgress Ingress Bypass : AKC - Uncredited", 12224 "Counter": "0,1,2,3", 12225 "EventCode": "0xE2", 12226 "EventName": "UNC_M3UPI_RxR_BYPASS.AKC_UNCRD", 12227 "Experimental": "1", 12228 "PerPkg": "1", 12229 "PublicDescription": "Transgress Ingress Bypass : AKC - Uncredited : Number of packets bypassing the CMS Ingress", 12230 "UMask": "0x80", 12231 "Unit": "M3UPI" 12232 }, 12233 { 12234 "BriefDescription": "Transgress Ingress Bypass : BL - All", 12235 "Counter": "0,1,2,3", 12236 "EventCode": "0xE2", 12237 "EventName": "UNC_M3UPI_RxR_BYPASS.BL_ALL", 12238 "Experimental": "1", 12239 "PerPkg": "1", 12240 "PublicDescription": "Transgress Ingress Bypass : BL - All : Number of packets bypassing the CMS Ingress : All == Credited + Uncredited", 12241 "UMask": "0x44", 12242 "Unit": "M3UPI" 12243 }, 12244 { 12245 "BriefDescription": "Transgress Ingress Bypass : BL - Credited", 12246 "Counter": "0,1,2,3", 12247 "EventCode": "0xE2", 12248 "EventName": "UNC_M3UPI_RxR_BYPASS.BL_CRD", 12249 "Experimental": "1", 12250 "PerPkg": "1", 12251 "PublicDescription": "Transgress Ingress Bypass : BL - Credited : Number of packets bypassing the CMS Ingress", 12252 "UMask": "0x40", 12253 "Unit": "M3UPI" 12254 }, 12255 { 12256 "BriefDescription": "Transgress Ingress Bypass : BL - Uncredited", 12257 "Counter": "0,1,2,3", 12258 "EventCode": "0xE2", 12259 "EventName": "UNC_M3UPI_RxR_BYPASS.BL_UNCRD", 12260 "Experimental": "1", 12261 "PerPkg": "1", 12262 "PublicDescription": "Transgress Ingress Bypass : BL - Uncredited : Number of packets bypassing the CMS Ingress", 12263 "UMask": "0x4", 12264 "Unit": "M3UPI" 12265 }, 12266 { 12267 "BriefDescription": "Transgress Ingress Bypass : IV", 12268 "Counter": "0,1,2,3", 12269 "EventCode": "0xE2", 12270 "EventName": "UNC_M3UPI_RxR_BYPASS.IV", 12271 "Experimental": "1", 12272 "PerPkg": "1", 12273 "PublicDescription": "Transgress Ingress Bypass : IV : Number of packets bypassing the CMS Ingress", 12274 "UMask": "0x8", 12275 "Unit": "M3UPI" 12276 }, 12277 { 12278 "BriefDescription": "Transgress Injection Starvation : AD - All", 12279 "Counter": "0,1,2,3", 12280 "EventCode": "0xE3", 12281 "EventName": "UNC_M3UPI_RxR_CRD_STARVED.AD_ALL", 12282 "Experimental": "1", 12283 "PerPkg": "1", 12284 "PublicDescription": "Transgress Injection Starvation : AD - All : Counts cycles under injection starvation mode. This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time. In this case, the Ingress is unable to forward to the Egress due to a lack of credit. : All == Credited + Uncredited", 12285 "UMask": "0x11", 12286 "Unit": "M3UPI" 12287 }, 12288 { 12289 "BriefDescription": "Transgress Injection Starvation : AD - Credited", 12290 "Counter": "0,1,2,3", 12291 "EventCode": "0xE3", 12292 "EventName": "UNC_M3UPI_RxR_CRD_STARVED.AD_CRD", 12293 "Experimental": "1", 12294 "PerPkg": "1", 12295 "PublicDescription": "Transgress Injection Starvation : AD - Credited : Counts cycles under injection starvation mode. This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time. In this case, the Ingress is unable to forward to the Egress due to a lack of credit.", 12296 "UMask": "0x10", 12297 "Unit": "M3UPI" 12298 }, 12299 { 12300 "BriefDescription": "Transgress Injection Starvation : AD - Uncredited", 12301 "Counter": "0,1,2,3", 12302 "EventCode": "0xE3", 12303 "EventName": "UNC_M3UPI_RxR_CRD_STARVED.AD_UNCRD", 12304 "Experimental": "1", 12305 "PerPkg": "1", 12306 "PublicDescription": "Transgress Injection Starvation : AD - Uncredited : Counts cycles under injection starvation mode. This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time. In this case, the Ingress is unable to forward to the Egress due to a lack of credit.", 12307 "UMask": "0x1", 12308 "Unit": "M3UPI" 12309 }, 12310 { 12311 "BriefDescription": "Transgress Injection Starvation : AK", 12312 "Counter": "0,1,2,3", 12313 "EventCode": "0xE3", 12314 "EventName": "UNC_M3UPI_RxR_CRD_STARVED.AK", 12315 "Experimental": "1", 12316 "PerPkg": "1", 12317 "PublicDescription": "Transgress Injection Starvation : AK : Counts cycles under injection starvation mode. This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time. In this case, the Ingress is unable to forward to the Egress due to a lack of credit.", 12318 "UMask": "0x2", 12319 "Unit": "M3UPI" 12320 }, 12321 { 12322 "BriefDescription": "Transgress Injection Starvation : BL - All", 12323 "Counter": "0,1,2,3", 12324 "EventCode": "0xE3", 12325 "EventName": "UNC_M3UPI_RxR_CRD_STARVED.BL_ALL", 12326 "Experimental": "1", 12327 "PerPkg": "1", 12328 "PublicDescription": "Transgress Injection Starvation : BL - All : Counts cycles under injection starvation mode. This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time. In this case, the Ingress is unable to forward to the Egress due to a lack of credit. : All == Credited + Uncredited", 12329 "UMask": "0x44", 12330 "Unit": "M3UPI" 12331 }, 12332 { 12333 "BriefDescription": "Transgress Injection Starvation : BL - Credited", 12334 "Counter": "0,1,2,3", 12335 "EventCode": "0xE3", 12336 "EventName": "UNC_M3UPI_RxR_CRD_STARVED.BL_CRD", 12337 "Experimental": "1", 12338 "PerPkg": "1", 12339 "PublicDescription": "Transgress Injection Starvation : BL - Credited : Counts cycles under injection starvation mode. This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time. In this case, the Ingress is unable to forward to the Egress due to a lack of credit.", 12340 "UMask": "0x40", 12341 "Unit": "M3UPI" 12342 }, 12343 { 12344 "BriefDescription": "Transgress Injection Starvation : BL - Uncredited", 12345 "Counter": "0,1,2,3", 12346 "EventCode": "0xE3", 12347 "EventName": "UNC_M3UPI_RxR_CRD_STARVED.BL_UNCRD", 12348 "Experimental": "1", 12349 "PerPkg": "1", 12350 "PublicDescription": "Transgress Injection Starvation : BL - Uncredited : Counts cycles under injection starvation mode. This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time. In this case, the Ingress is unable to forward to the Egress due to a lack of credit.", 12351 "UMask": "0x4", 12352 "Unit": "M3UPI" 12353 }, 12354 { 12355 "BriefDescription": "Transgress Injection Starvation : IFV - Credited", 12356 "Counter": "0,1,2,3", 12357 "EventCode": "0xE3", 12358 "EventName": "UNC_M3UPI_RxR_CRD_STARVED.IFV", 12359 "Experimental": "1", 12360 "PerPkg": "1", 12361 "PublicDescription": "Transgress Injection Starvation : IFV - Credited : Counts cycles under injection starvation mode. This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time. In this case, the Ingress is unable to forward to the Egress due to a lack of credit.", 12362 "UMask": "0x80", 12363 "Unit": "M3UPI" 12364 }, 12365 { 12366 "BriefDescription": "Transgress Injection Starvation : IV", 12367 "Counter": "0,1,2,3", 12368 "EventCode": "0xE3", 12369 "EventName": "UNC_M3UPI_RxR_CRD_STARVED.IV", 12370 "Experimental": "1", 12371 "PerPkg": "1", 12372 "PublicDescription": "Transgress Injection Starvation : IV : Counts cycles under injection starvation mode. This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time. In this case, the Ingress is unable to forward to the Egress due to a lack of credit.", 12373 "UMask": "0x8", 12374 "Unit": "M3UPI" 12375 }, 12376 { 12377 "BriefDescription": "Transgress Injection Starvation", 12378 "Counter": "0,1,2,3", 12379 "EventCode": "0xe4", 12380 "EventName": "UNC_M3UPI_RxR_CRD_STARVED_1", 12381 "Experimental": "1", 12382 "PerPkg": "1", 12383 "PublicDescription": "Transgress Injection Starvation : Counts cycles under injection starvation mode. This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time. In this case, the Ingress is unable to forward to the Egress due to a lack of credit.", 12384 "Unit": "M3UPI" 12385 }, 12386 { 12387 "BriefDescription": "Transgress Ingress Allocations : AD - All", 12388 "Counter": "0,1,2,3", 12389 "EventCode": "0xE1", 12390 "EventName": "UNC_M3UPI_RxR_INSERTS.AD_ALL", 12391 "Experimental": "1", 12392 "PerPkg": "1", 12393 "PublicDescription": "Transgress Ingress Allocations : AD - All : Number of allocations into the CMS Ingress The Ingress is used to queue up requests received from the mesh : All == Credited + Uncredited", 12394 "UMask": "0x11", 12395 "Unit": "M3UPI" 12396 }, 12397 { 12398 "BriefDescription": "Transgress Ingress Allocations : AD - Credited", 12399 "Counter": "0,1,2,3", 12400 "EventCode": "0xE1", 12401 "EventName": "UNC_M3UPI_RxR_INSERTS.AD_CRD", 12402 "Experimental": "1", 12403 "PerPkg": "1", 12404 "PublicDescription": "Transgress Ingress Allocations : AD - Credited : Number of allocations into the CMS Ingress The Ingress is used to queue up requests received from the mesh", 12405 "UMask": "0x10", 12406 "Unit": "M3UPI" 12407 }, 12408 { 12409 "BriefDescription": "Transgress Ingress Allocations : AD - Uncredited", 12410 "Counter": "0,1,2,3", 12411 "EventCode": "0xE1", 12412 "EventName": "UNC_M3UPI_RxR_INSERTS.AD_UNCRD", 12413 "Experimental": "1", 12414 "PerPkg": "1", 12415 "PublicDescription": "Transgress Ingress Allocations : AD - Uncredited : Number of allocations into the CMS Ingress The Ingress is used to queue up requests received from the mesh", 12416 "UMask": "0x1", 12417 "Unit": "M3UPI" 12418 }, 12419 { 12420 "BriefDescription": "Transgress Ingress Allocations : AK", 12421 "Counter": "0,1,2,3", 12422 "EventCode": "0xE1", 12423 "EventName": "UNC_M3UPI_RxR_INSERTS.AK", 12424 "Experimental": "1", 12425 "PerPkg": "1", 12426 "PublicDescription": "Transgress Ingress Allocations : AK : Number of allocations into the CMS Ingress The Ingress is used to queue up requests received from the mesh", 12427 "UMask": "0x2", 12428 "Unit": "M3UPI" 12429 }, 12430 { 12431 "BriefDescription": "Transgress Ingress Allocations : AKC - Uncredited", 12432 "Counter": "0,1,2,3", 12433 "EventCode": "0xE1", 12434 "EventName": "UNC_M3UPI_RxR_INSERTS.AKC_UNCRD", 12435 "Experimental": "1", 12436 "PerPkg": "1", 12437 "PublicDescription": "Transgress Ingress Allocations : AKC - Uncredited : Number of allocations into the CMS Ingress The Ingress is used to queue up requests received from the mesh", 12438 "UMask": "0x80", 12439 "Unit": "M3UPI" 12440 }, 12441 { 12442 "BriefDescription": "Transgress Ingress Allocations : BL - All", 12443 "Counter": "0,1,2,3", 12444 "EventCode": "0xE1", 12445 "EventName": "UNC_M3UPI_RxR_INSERTS.BL_ALL", 12446 "Experimental": "1", 12447 "PerPkg": "1", 12448 "PublicDescription": "Transgress Ingress Allocations : BL - All : Number of allocations into the CMS Ingress The Ingress is used to queue up requests received from the mesh : All == Credited + Uncredited", 12449 "UMask": "0x44", 12450 "Unit": "M3UPI" 12451 }, 12452 { 12453 "BriefDescription": "Transgress Ingress Allocations : BL - Credited", 12454 "Counter": "0,1,2,3", 12455 "EventCode": "0xE1", 12456 "EventName": "UNC_M3UPI_RxR_INSERTS.BL_CRD", 12457 "Experimental": "1", 12458 "PerPkg": "1", 12459 "PublicDescription": "Transgress Ingress Allocations : BL - Credited : Number of allocations into the CMS Ingress The Ingress is used to queue up requests received from the mesh", 12460 "UMask": "0x40", 12461 "Unit": "M3UPI" 12462 }, 12463 { 12464 "BriefDescription": "Transgress Ingress Allocations : BL - Uncredited", 12465 "Counter": "0,1,2,3", 12466 "EventCode": "0xE1", 12467 "EventName": "UNC_M3UPI_RxR_INSERTS.BL_UNCRD", 12468 "Experimental": "1", 12469 "PerPkg": "1", 12470 "PublicDescription": "Transgress Ingress Allocations : BL - Uncredited : Number of allocations into the CMS Ingress The Ingress is used to queue up requests received from the mesh", 12471 "UMask": "0x4", 12472 "Unit": "M3UPI" 12473 }, 12474 { 12475 "BriefDescription": "Transgress Ingress Allocations : IV", 12476 "Counter": "0,1,2,3", 12477 "EventCode": "0xE1", 12478 "EventName": "UNC_M3UPI_RxR_INSERTS.IV", 12479 "Experimental": "1", 12480 "PerPkg": "1", 12481 "PublicDescription": "Transgress Ingress Allocations : IV : Number of allocations into the CMS Ingress The Ingress is used to queue up requests received from the mesh", 12482 "UMask": "0x8", 12483 "Unit": "M3UPI" 12484 }, 12485 { 12486 "BriefDescription": "Transgress Ingress Occupancy : AD - All", 12487 "Counter": "0,1,2,3", 12488 "EventCode": "0xE0", 12489 "EventName": "UNC_M3UPI_RxR_OCCUPANCY.AD_ALL", 12490 "Experimental": "1", 12491 "PerPkg": "1", 12492 "PublicDescription": "Transgress Ingress Occupancy : AD - All : Occupancy event for the Ingress buffers in the CMS The Ingress is used to queue up requests received from the mesh : All == Credited + Uncredited", 12493 "UMask": "0x11", 12494 "Unit": "M3UPI" 12495 }, 12496 { 12497 "BriefDescription": "Transgress Ingress Occupancy : AD - Credited", 12498 "Counter": "0,1,2,3", 12499 "EventCode": "0xE0", 12500 "EventName": "UNC_M3UPI_RxR_OCCUPANCY.AD_CRD", 12501 "Experimental": "1", 12502 "PerPkg": "1", 12503 "PublicDescription": "Transgress Ingress Occupancy : AD - Credited : Occupancy event for the Ingress buffers in the CMS The Ingress is used to queue up requests received from the mesh", 12504 "UMask": "0x10", 12505 "Unit": "M3UPI" 12506 }, 12507 { 12508 "BriefDescription": "Transgress Ingress Occupancy : AD - Uncredited", 12509 "Counter": "0,1,2,3", 12510 "EventCode": "0xE0", 12511 "EventName": "UNC_M3UPI_RxR_OCCUPANCY.AD_UNCRD", 12512 "Experimental": "1", 12513 "PerPkg": "1", 12514 "PublicDescription": "Transgress Ingress Occupancy : AD - Uncredited : Occupancy event for the Ingress buffers in the CMS The Ingress is used to queue up requests received from the mesh", 12515 "UMask": "0x1", 12516 "Unit": "M3UPI" 12517 }, 12518 { 12519 "BriefDescription": "Transgress Ingress Occupancy : AK", 12520 "Counter": "0,1,2,3", 12521 "EventCode": "0xE0", 12522 "EventName": "UNC_M3UPI_RxR_OCCUPANCY.AK", 12523 "Experimental": "1", 12524 "PerPkg": "1", 12525 "PublicDescription": "Transgress Ingress Occupancy : AK : Occupancy event for the Ingress buffers in the CMS The Ingress is used to queue up requests received from the mesh", 12526 "UMask": "0x2", 12527 "Unit": "M3UPI" 12528 }, 12529 { 12530 "BriefDescription": "Transgress Ingress Occupancy : AKC - Uncredited", 12531 "Counter": "0,1,2,3", 12532 "EventCode": "0xE0", 12533 "EventName": "UNC_M3UPI_RxR_OCCUPANCY.AKC_UNCRD", 12534 "Experimental": "1", 12535 "PerPkg": "1", 12536 "PublicDescription": "Transgress Ingress Occupancy : AKC - Uncredited : Occupancy event for the Ingress buffers in the CMS The Ingress is used to queue up requests received from the mesh", 12537 "UMask": "0x80", 12538 "Unit": "M3UPI" 12539 }, 12540 { 12541 "BriefDescription": "Transgress Ingress Occupancy : BL - All", 12542 "Counter": "0,1,2,3", 12543 "EventCode": "0xE0", 12544 "EventName": "UNC_M3UPI_RxR_OCCUPANCY.BL_ALL", 12545 "Experimental": "1", 12546 "PerPkg": "1", 12547 "PublicDescription": "Transgress Ingress Occupancy : BL - All : Occupancy event for the Ingress buffers in the CMS The Ingress is used to queue up requests received from the mesh : All == Credited + Uncredited", 12548 "UMask": "0x44", 12549 "Unit": "M3UPI" 12550 }, 12551 { 12552 "BriefDescription": "Transgress Ingress Occupancy : BL - Credited", 12553 "Counter": "0,1,2,3", 12554 "EventCode": "0xE0", 12555 "EventName": "UNC_M3UPI_RxR_OCCUPANCY.BL_CRD", 12556 "Experimental": "1", 12557 "PerPkg": "1", 12558 "PublicDescription": "Transgress Ingress Occupancy : BL - Credited : Occupancy event for the Ingress buffers in the CMS The Ingress is used to queue up requests received from the mesh", 12559 "UMask": "0x20", 12560 "Unit": "M3UPI" 12561 }, 12562 { 12563 "BriefDescription": "Transgress Ingress Occupancy : BL - Uncredited", 12564 "Counter": "0,1,2,3", 12565 "EventCode": "0xE0", 12566 "EventName": "UNC_M3UPI_RxR_OCCUPANCY.BL_UNCRD", 12567 "Experimental": "1", 12568 "PerPkg": "1", 12569 "PublicDescription": "Transgress Ingress Occupancy : BL - Uncredited : Occupancy event for the Ingress buffers in the CMS The Ingress is used to queue up requests received from the mesh", 12570 "UMask": "0x4", 12571 "Unit": "M3UPI" 12572 }, 12573 { 12574 "BriefDescription": "Transgress Ingress Occupancy : IV", 12575 "Counter": "0,1,2,3", 12576 "EventCode": "0xE0", 12577 "EventName": "UNC_M3UPI_RxR_OCCUPANCY.IV", 12578 "Experimental": "1", 12579 "PerPkg": "1", 12580 "PublicDescription": "Transgress Ingress Occupancy : IV : Occupancy event for the Ingress buffers in the CMS The Ingress is used to queue up requests received from the mesh", 12581 "UMask": "0x8", 12582 "Unit": "M3UPI" 12583 }, 12584 { 12585 "BriefDescription": "Stall on No AD Agent0 Transgress Credits : For Transgress 0", 12586 "Counter": "0,1,2,3", 12587 "EventCode": "0xD0", 12588 "EventName": "UNC_M3UPI_STALL0_NO_TxR_HORZ_CRD_AD_AG0.TGR0", 12589 "Experimental": "1", 12590 "PerPkg": "1", 12591 "PublicDescription": "Stall on No AD Agent0 Transgress Credits : For Transgress 0 : Number of cycles the AD Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.", 12592 "UMask": "0x1", 12593 "Unit": "M3UPI" 12594 }, 12595 { 12596 "BriefDescription": "Stall on No AD Agent0 Transgress Credits : For Transgress 1", 12597 "Counter": "0,1,2,3", 12598 "EventCode": "0xD0", 12599 "EventName": "UNC_M3UPI_STALL0_NO_TxR_HORZ_CRD_AD_AG0.TGR1", 12600 "Experimental": "1", 12601 "PerPkg": "1", 12602 "PublicDescription": "Stall on No AD Agent0 Transgress Credits : For Transgress 1 : Number of cycles the AD Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.", 12603 "UMask": "0x2", 12604 "Unit": "M3UPI" 12605 }, 12606 { 12607 "BriefDescription": "Stall on No AD Agent0 Transgress Credits : For Transgress 2", 12608 "Counter": "0,1,2,3", 12609 "EventCode": "0xD0", 12610 "EventName": "UNC_M3UPI_STALL0_NO_TxR_HORZ_CRD_AD_AG0.TGR2", 12611 "Experimental": "1", 12612 "PerPkg": "1", 12613 "PublicDescription": "Stall on No AD Agent0 Transgress Credits : For Transgress 2 : Number of cycles the AD Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.", 12614 "UMask": "0x4", 12615 "Unit": "M3UPI" 12616 }, 12617 { 12618 "BriefDescription": "Stall on No AD Agent0 Transgress Credits : For Transgress 3", 12619 "Counter": "0,1,2,3", 12620 "EventCode": "0xD0", 12621 "EventName": "UNC_M3UPI_STALL0_NO_TxR_HORZ_CRD_AD_AG0.TGR3", 12622 "Experimental": "1", 12623 "PerPkg": "1", 12624 "PublicDescription": "Stall on No AD Agent0 Transgress Credits : For Transgress 3 : Number of cycles the AD Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.", 12625 "UMask": "0x8", 12626 "Unit": "M3UPI" 12627 }, 12628 { 12629 "BriefDescription": "Stall on No AD Agent0 Transgress Credits : For Transgress 4", 12630 "Counter": "0,1,2,3", 12631 "EventCode": "0xD0", 12632 "EventName": "UNC_M3UPI_STALL0_NO_TxR_HORZ_CRD_AD_AG0.TGR4", 12633 "Experimental": "1", 12634 "PerPkg": "1", 12635 "PublicDescription": "Stall on No AD Agent0 Transgress Credits : For Transgress 4 : Number of cycles the AD Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.", 12636 "UMask": "0x10", 12637 "Unit": "M3UPI" 12638 }, 12639 { 12640 "BriefDescription": "Stall on No AD Agent0 Transgress Credits : For Transgress 5", 12641 "Counter": "0,1,2,3", 12642 "EventCode": "0xD0", 12643 "EventName": "UNC_M3UPI_STALL0_NO_TxR_HORZ_CRD_AD_AG0.TGR5", 12644 "Experimental": "1", 12645 "PerPkg": "1", 12646 "PublicDescription": "Stall on No AD Agent0 Transgress Credits : For Transgress 5 : Number of cycles the AD Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.", 12647 "UMask": "0x20", 12648 "Unit": "M3UPI" 12649 }, 12650 { 12651 "BriefDescription": "Stall on No AD Agent0 Transgress Credits : For Transgress 6", 12652 "Counter": "0,1,2,3", 12653 "EventCode": "0xD0", 12654 "EventName": "UNC_M3UPI_STALL0_NO_TxR_HORZ_CRD_AD_AG0.TGR6", 12655 "Experimental": "1", 12656 "PerPkg": "1", 12657 "PublicDescription": "Stall on No AD Agent0 Transgress Credits : For Transgress 6 : Number of cycles the AD Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.", 12658 "UMask": "0x40", 12659 "Unit": "M3UPI" 12660 }, 12661 { 12662 "BriefDescription": "Stall on No AD Agent0 Transgress Credits : For Transgress 7", 12663 "Counter": "0,1,2,3", 12664 "EventCode": "0xD0", 12665 "EventName": "UNC_M3UPI_STALL0_NO_TxR_HORZ_CRD_AD_AG0.TGR7", 12666 "Experimental": "1", 12667 "PerPkg": "1", 12668 "PublicDescription": "Stall on No AD Agent0 Transgress Credits : For Transgress 7 : Number of cycles the AD Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.", 12669 "UMask": "0x80", 12670 "Unit": "M3UPI" 12671 }, 12672 { 12673 "BriefDescription": "Stall on No AD Agent1 Transgress Credits : For Transgress 0", 12674 "Counter": "0,1,2,3", 12675 "EventCode": "0xD2", 12676 "EventName": "UNC_M3UPI_STALL0_NO_TxR_HORZ_CRD_AD_AG1.TGR0", 12677 "Experimental": "1", 12678 "PerPkg": "1", 12679 "PublicDescription": "Stall on No AD Agent1 Transgress Credits : For Transgress 0 : Number of cycles the AD Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.", 12680 "UMask": "0x1", 12681 "Unit": "M3UPI" 12682 }, 12683 { 12684 "BriefDescription": "Stall on No AD Agent1 Transgress Credits : For Transgress 1", 12685 "Counter": "0,1,2,3", 12686 "EventCode": "0xD2", 12687 "EventName": "UNC_M3UPI_STALL0_NO_TxR_HORZ_CRD_AD_AG1.TGR1", 12688 "Experimental": "1", 12689 "PerPkg": "1", 12690 "PublicDescription": "Stall on No AD Agent1 Transgress Credits : For Transgress 1 : Number of cycles the AD Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.", 12691 "UMask": "0x2", 12692 "Unit": "M3UPI" 12693 }, 12694 { 12695 "BriefDescription": "Stall on No AD Agent1 Transgress Credits : For Transgress 2", 12696 "Counter": "0,1,2,3", 12697 "EventCode": "0xD2", 12698 "EventName": "UNC_M3UPI_STALL0_NO_TxR_HORZ_CRD_AD_AG1.TGR2", 12699 "Experimental": "1", 12700 "PerPkg": "1", 12701 "PublicDescription": "Stall on No AD Agent1 Transgress Credits : For Transgress 2 : Number of cycles the AD Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.", 12702 "UMask": "0x4", 12703 "Unit": "M3UPI" 12704 }, 12705 { 12706 "BriefDescription": "Stall on No AD Agent1 Transgress Credits : For Transgress 3", 12707 "Counter": "0,1,2,3", 12708 "EventCode": "0xD2", 12709 "EventName": "UNC_M3UPI_STALL0_NO_TxR_HORZ_CRD_AD_AG1.TGR3", 12710 "Experimental": "1", 12711 "PerPkg": "1", 12712 "PublicDescription": "Stall on No AD Agent1 Transgress Credits : For Transgress 3 : Number of cycles the AD Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.", 12713 "UMask": "0x8", 12714 "Unit": "M3UPI" 12715 }, 12716 { 12717 "BriefDescription": "Stall on No AD Agent1 Transgress Credits : For Transgress 4", 12718 "Counter": "0,1,2,3", 12719 "EventCode": "0xD2", 12720 "EventName": "UNC_M3UPI_STALL0_NO_TxR_HORZ_CRD_AD_AG1.TGR4", 12721 "Experimental": "1", 12722 "PerPkg": "1", 12723 "PublicDescription": "Stall on No AD Agent1 Transgress Credits : For Transgress 4 : Number of cycles the AD Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.", 12724 "UMask": "0x10", 12725 "Unit": "M3UPI" 12726 }, 12727 { 12728 "BriefDescription": "Stall on No AD Agent1 Transgress Credits : For Transgress 5", 12729 "Counter": "0,1,2,3", 12730 "EventCode": "0xD2", 12731 "EventName": "UNC_M3UPI_STALL0_NO_TxR_HORZ_CRD_AD_AG1.TGR5", 12732 "Experimental": "1", 12733 "PerPkg": "1", 12734 "PublicDescription": "Stall on No AD Agent1 Transgress Credits : For Transgress 5 : Number of cycles the AD Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.", 12735 "UMask": "0x20", 12736 "Unit": "M3UPI" 12737 }, 12738 { 12739 "BriefDescription": "Stall on No AD Agent1 Transgress Credits : For Transgress 6", 12740 "Counter": "0,1,2,3", 12741 "EventCode": "0xD2", 12742 "EventName": "UNC_M3UPI_STALL0_NO_TxR_HORZ_CRD_AD_AG1.TGR6", 12743 "Experimental": "1", 12744 "PerPkg": "1", 12745 "PublicDescription": "Stall on No AD Agent1 Transgress Credits : For Transgress 6 : Number of cycles the AD Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.", 12746 "UMask": "0x40", 12747 "Unit": "M3UPI" 12748 }, 12749 { 12750 "BriefDescription": "Stall on No AD Agent1 Transgress Credits : For Transgress 7", 12751 "Counter": "0,1,2,3", 12752 "EventCode": "0xD2", 12753 "EventName": "UNC_M3UPI_STALL0_NO_TxR_HORZ_CRD_AD_AG1.TGR7", 12754 "Experimental": "1", 12755 "PerPkg": "1", 12756 "PublicDescription": "Stall on No AD Agent1 Transgress Credits : For Transgress 7 : Number of cycles the AD Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.", 12757 "UMask": "0x80", 12758 "Unit": "M3UPI" 12759 }, 12760 { 12761 "BriefDescription": "Stall on No BL Agent0 Transgress Credits : For Transgress 0", 12762 "Counter": "0,1,2,3", 12763 "EventCode": "0xD4", 12764 "EventName": "UNC_M3UPI_STALL0_NO_TxR_HORZ_CRD_BL_AG0.TGR0", 12765 "Experimental": "1", 12766 "PerPkg": "1", 12767 "PublicDescription": "Stall on No BL Agent0 Transgress Credits : For Transgress 0 : Number of cycles the BL Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.", 12768 "UMask": "0x1", 12769 "Unit": "M3UPI" 12770 }, 12771 { 12772 "BriefDescription": "Stall on No BL Agent0 Transgress Credits : For Transgress 1", 12773 "Counter": "0,1,2,3", 12774 "EventCode": "0xD4", 12775 "EventName": "UNC_M3UPI_STALL0_NO_TxR_HORZ_CRD_BL_AG0.TGR1", 12776 "Experimental": "1", 12777 "PerPkg": "1", 12778 "PublicDescription": "Stall on No BL Agent0 Transgress Credits : For Transgress 1 : Number of cycles the BL Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.", 12779 "UMask": "0x2", 12780 "Unit": "M3UPI" 12781 }, 12782 { 12783 "BriefDescription": "Stall on No BL Agent0 Transgress Credits : For Transgress 2", 12784 "Counter": "0,1,2,3", 12785 "EventCode": "0xD4", 12786 "EventName": "UNC_M3UPI_STALL0_NO_TxR_HORZ_CRD_BL_AG0.TGR2", 12787 "Experimental": "1", 12788 "PerPkg": "1", 12789 "PublicDescription": "Stall on No BL Agent0 Transgress Credits : For Transgress 2 : Number of cycles the BL Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.", 12790 "UMask": "0x4", 12791 "Unit": "M3UPI" 12792 }, 12793 { 12794 "BriefDescription": "Stall on No BL Agent0 Transgress Credits : For Transgress 3", 12795 "Counter": "0,1,2,3", 12796 "EventCode": "0xD4", 12797 "EventName": "UNC_M3UPI_STALL0_NO_TxR_HORZ_CRD_BL_AG0.TGR3", 12798 "Experimental": "1", 12799 "PerPkg": "1", 12800 "PublicDescription": "Stall on No BL Agent0 Transgress Credits : For Transgress 3 : Number of cycles the BL Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.", 12801 "UMask": "0x8", 12802 "Unit": "M3UPI" 12803 }, 12804 { 12805 "BriefDescription": "Stall on No BL Agent0 Transgress Credits : For Transgress 4", 12806 "Counter": "0,1,2,3", 12807 "EventCode": "0xD4", 12808 "EventName": "UNC_M3UPI_STALL0_NO_TxR_HORZ_CRD_BL_AG0.TGR4", 12809 "Experimental": "1", 12810 "PerPkg": "1", 12811 "PublicDescription": "Stall on No BL Agent0 Transgress Credits : For Transgress 4 : Number of cycles the BL Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.", 12812 "UMask": "0x10", 12813 "Unit": "M3UPI" 12814 }, 12815 { 12816 "BriefDescription": "Stall on No BL Agent0 Transgress Credits : For Transgress 5", 12817 "Counter": "0,1,2,3", 12818 "EventCode": "0xD4", 12819 "EventName": "UNC_M3UPI_STALL0_NO_TxR_HORZ_CRD_BL_AG0.TGR5", 12820 "Experimental": "1", 12821 "PerPkg": "1", 12822 "PublicDescription": "Stall on No BL Agent0 Transgress Credits : For Transgress 5 : Number of cycles the BL Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.", 12823 "UMask": "0x20", 12824 "Unit": "M3UPI" 12825 }, 12826 { 12827 "BriefDescription": "Stall on No BL Agent0 Transgress Credits : For Transgress 6", 12828 "Counter": "0,1,2,3", 12829 "EventCode": "0xD4", 12830 "EventName": "UNC_M3UPI_STALL0_NO_TxR_HORZ_CRD_BL_AG0.TGR6", 12831 "Experimental": "1", 12832 "PerPkg": "1", 12833 "PublicDescription": "Stall on No BL Agent0 Transgress Credits : For Transgress 6 : Number of cycles the BL Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.", 12834 "UMask": "0x40", 12835 "Unit": "M3UPI" 12836 }, 12837 { 12838 "BriefDescription": "Stall on No BL Agent0 Transgress Credits : For Transgress 7", 12839 "Counter": "0,1,2,3", 12840 "EventCode": "0xD4", 12841 "EventName": "UNC_M3UPI_STALL0_NO_TxR_HORZ_CRD_BL_AG0.TGR7", 12842 "Experimental": "1", 12843 "PerPkg": "1", 12844 "PublicDescription": "Stall on No BL Agent0 Transgress Credits : For Transgress 7 : Number of cycles the BL Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.", 12845 "UMask": "0x80", 12846 "Unit": "M3UPI" 12847 }, 12848 { 12849 "BriefDescription": "Stall on No BL Agent1 Transgress Credits : For Transgress 0", 12850 "Counter": "0,1,2,3", 12851 "EventCode": "0xD6", 12852 "EventName": "UNC_M3UPI_STALL0_NO_TxR_HORZ_CRD_BL_AG1.TGR0", 12853 "Experimental": "1", 12854 "PerPkg": "1", 12855 "PublicDescription": "Stall on No BL Agent1 Transgress Credits : For Transgress 0 : Number of cycles the BL Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.", 12856 "UMask": "0x1", 12857 "Unit": "M3UPI" 12858 }, 12859 { 12860 "BriefDescription": "Stall on No BL Agent1 Transgress Credits : For Transgress 1", 12861 "Counter": "0,1,2,3", 12862 "EventCode": "0xD6", 12863 "EventName": "UNC_M3UPI_STALL0_NO_TxR_HORZ_CRD_BL_AG1.TGR1", 12864 "Experimental": "1", 12865 "PerPkg": "1", 12866 "PublicDescription": "Stall on No BL Agent1 Transgress Credits : For Transgress 1 : Number of cycles the BL Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.", 12867 "UMask": "0x2", 12868 "Unit": "M3UPI" 12869 }, 12870 { 12871 "BriefDescription": "Stall on No BL Agent1 Transgress Credits : For Transgress 2", 12872 "Counter": "0,1,2,3", 12873 "EventCode": "0xD6", 12874 "EventName": "UNC_M3UPI_STALL0_NO_TxR_HORZ_CRD_BL_AG1.TGR2", 12875 "Experimental": "1", 12876 "PerPkg": "1", 12877 "PublicDescription": "Stall on No BL Agent1 Transgress Credits : For Transgress 2 : Number of cycles the BL Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.", 12878 "UMask": "0x4", 12879 "Unit": "M3UPI" 12880 }, 12881 { 12882 "BriefDescription": "Stall on No BL Agent1 Transgress Credits : For Transgress 3", 12883 "Counter": "0,1,2,3", 12884 "EventCode": "0xD6", 12885 "EventName": "UNC_M3UPI_STALL0_NO_TxR_HORZ_CRD_BL_AG1.TGR3", 12886 "Experimental": "1", 12887 "PerPkg": "1", 12888 "PublicDescription": "Stall on No BL Agent1 Transgress Credits : For Transgress 3 : Number of cycles the BL Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.", 12889 "UMask": "0x8", 12890 "Unit": "M3UPI" 12891 }, 12892 { 12893 "BriefDescription": "Stall on No BL Agent1 Transgress Credits : For Transgress 4", 12894 "Counter": "0,1,2,3", 12895 "EventCode": "0xD6", 12896 "EventName": "UNC_M3UPI_STALL0_NO_TxR_HORZ_CRD_BL_AG1.TGR4", 12897 "Experimental": "1", 12898 "PerPkg": "1", 12899 "PublicDescription": "Stall on No BL Agent1 Transgress Credits : For Transgress 4 : Number of cycles the BL Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.", 12900 "UMask": "0x10", 12901 "Unit": "M3UPI" 12902 }, 12903 { 12904 "BriefDescription": "Stall on No BL Agent1 Transgress Credits : For Transgress 5", 12905 "Counter": "0,1,2,3", 12906 "EventCode": "0xD6", 12907 "EventName": "UNC_M3UPI_STALL0_NO_TxR_HORZ_CRD_BL_AG1.TGR5", 12908 "Experimental": "1", 12909 "PerPkg": "1", 12910 "PublicDescription": "Stall on No BL Agent1 Transgress Credits : For Transgress 5 : Number of cycles the BL Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.", 12911 "UMask": "0x20", 12912 "Unit": "M3UPI" 12913 }, 12914 { 12915 "BriefDescription": "Stall on No BL Agent1 Transgress Credits : For Transgress 6", 12916 "Counter": "0,1,2,3", 12917 "EventCode": "0xD6", 12918 "EventName": "UNC_M3UPI_STALL0_NO_TxR_HORZ_CRD_BL_AG1.TGR6", 12919 "Experimental": "1", 12920 "PerPkg": "1", 12921 "PublicDescription": "Stall on No BL Agent1 Transgress Credits : For Transgress 6 : Number of cycles the BL Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.", 12922 "UMask": "0x40", 12923 "Unit": "M3UPI" 12924 }, 12925 { 12926 "BriefDescription": "Stall on No BL Agent1 Transgress Credits : For Transgress 7", 12927 "Counter": "0,1,2,3", 12928 "EventCode": "0xD6", 12929 "EventName": "UNC_M3UPI_STALL0_NO_TxR_HORZ_CRD_BL_AG1.TGR7", 12930 "Experimental": "1", 12931 "PerPkg": "1", 12932 "PublicDescription": "Stall on No BL Agent1 Transgress Credits : For Transgress 7 : Number of cycles the BL Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.", 12933 "UMask": "0x80", 12934 "Unit": "M3UPI" 12935 }, 12936 { 12937 "BriefDescription": "Stall on No AD Agent0 Transgress Credits : For Transgress 10", 12938 "Counter": "0,1,2,3", 12939 "EventCode": "0xD1", 12940 "EventName": "UNC_M3UPI_STALL1_NO_TxR_HORZ_CRD_AD_AG0.TGR10", 12941 "Experimental": "1", 12942 "PerPkg": "1", 12943 "PublicDescription": "Stall on No AD Agent0 Transgress Credits : For Transgress 10 : Number of cycles the AD Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.", 12944 "UMask": "0x4", 12945 "Unit": "M3UPI" 12946 }, 12947 { 12948 "BriefDescription": "Stall on No AD Agent0 Transgress Credits : For Transgress 8", 12949 "Counter": "0,1,2,3", 12950 "EventCode": "0xD1", 12951 "EventName": "UNC_M3UPI_STALL1_NO_TxR_HORZ_CRD_AD_AG0.TGR8", 12952 "Experimental": "1", 12953 "PerPkg": "1", 12954 "PublicDescription": "Stall on No AD Agent0 Transgress Credits : For Transgress 8 : Number of cycles the AD Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.", 12955 "UMask": "0x1", 12956 "Unit": "M3UPI" 12957 }, 12958 { 12959 "BriefDescription": "Stall on No AD Agent0 Transgress Credits : For Transgress 9", 12960 "Counter": "0,1,2,3", 12961 "EventCode": "0xD1", 12962 "EventName": "UNC_M3UPI_STALL1_NO_TxR_HORZ_CRD_AD_AG0.TGR9", 12963 "Experimental": "1", 12964 "PerPkg": "1", 12965 "PublicDescription": "Stall on No AD Agent0 Transgress Credits : For Transgress 9 : Number of cycles the AD Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.", 12966 "UMask": "0x2", 12967 "Unit": "M3UPI" 12968 }, 12969 { 12970 "BriefDescription": "Stall on No AD Agent1 Transgress Credits : For Transgress 10", 12971 "Counter": "0,1,2,3", 12972 "EventCode": "0xD3", 12973 "EventName": "UNC_M3UPI_STALL1_NO_TxR_HORZ_CRD_AD_AG1_1.TGR10", 12974 "Experimental": "1", 12975 "PerPkg": "1", 12976 "PublicDescription": "Stall on No AD Agent1 Transgress Credits : For Transgress 10 : Number of cycles the AD Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.", 12977 "UMask": "0x4", 12978 "Unit": "M3UPI" 12979 }, 12980 { 12981 "BriefDescription": "Stall on No AD Agent1 Transgress Credits : For Transgress 8", 12982 "Counter": "0,1,2,3", 12983 "EventCode": "0xD3", 12984 "EventName": "UNC_M3UPI_STALL1_NO_TxR_HORZ_CRD_AD_AG1_1.TGR8", 12985 "Experimental": "1", 12986 "PerPkg": "1", 12987 "PublicDescription": "Stall on No AD Agent1 Transgress Credits : For Transgress 8 : Number of cycles the AD Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.", 12988 "UMask": "0x1", 12989 "Unit": "M3UPI" 12990 }, 12991 { 12992 "BriefDescription": "Stall on No AD Agent1 Transgress Credits : For Transgress 9", 12993 "Counter": "0,1,2,3", 12994 "EventCode": "0xD3", 12995 "EventName": "UNC_M3UPI_STALL1_NO_TxR_HORZ_CRD_AD_AG1_1.TGR9", 12996 "Experimental": "1", 12997 "PerPkg": "1", 12998 "PublicDescription": "Stall on No AD Agent1 Transgress Credits : For Transgress 9 : Number of cycles the AD Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.", 12999 "UMask": "0x2", 13000 "Unit": "M3UPI" 13001 }, 13002 { 13003 "BriefDescription": "Stall on No BL Agent0 Transgress Credits : For Transgress 10", 13004 "Counter": "0,1,2,3", 13005 "EventCode": "0xD5", 13006 "EventName": "UNC_M3UPI_STALL1_NO_TxR_HORZ_CRD_BL_AG0_1.TGR10", 13007 "Experimental": "1", 13008 "PerPkg": "1", 13009 "PublicDescription": "Stall on No BL Agent0 Transgress Credits : For Transgress 10 : Number of cycles the BL Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.", 13010 "UMask": "0x4", 13011 "Unit": "M3UPI" 13012 }, 13013 { 13014 "BriefDescription": "Stall on No BL Agent0 Transgress Credits : For Transgress 8", 13015 "Counter": "0,1,2,3", 13016 "EventCode": "0xD5", 13017 "EventName": "UNC_M3UPI_STALL1_NO_TxR_HORZ_CRD_BL_AG0_1.TGR8", 13018 "Experimental": "1", 13019 "PerPkg": "1", 13020 "PublicDescription": "Stall on No BL Agent0 Transgress Credits : For Transgress 8 : Number of cycles the BL Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.", 13021 "UMask": "0x1", 13022 "Unit": "M3UPI" 13023 }, 13024 { 13025 "BriefDescription": "Stall on No BL Agent0 Transgress Credits : For Transgress 9", 13026 "Counter": "0,1,2,3", 13027 "EventCode": "0xD5", 13028 "EventName": "UNC_M3UPI_STALL1_NO_TxR_HORZ_CRD_BL_AG0_1.TGR9", 13029 "Experimental": "1", 13030 "PerPkg": "1", 13031 "PublicDescription": "Stall on No BL Agent0 Transgress Credits : For Transgress 9 : Number of cycles the BL Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.", 13032 "UMask": "0x2", 13033 "Unit": "M3UPI" 13034 }, 13035 { 13036 "BriefDescription": "Stall on No BL Agent1 Transgress Credits : For Transgress 10", 13037 "Counter": "0,1,2,3", 13038 "EventCode": "0xD7", 13039 "EventName": "UNC_M3UPI_STALL1_NO_TxR_HORZ_CRD_BL_AG1_1.TGR10", 13040 "Experimental": "1", 13041 "PerPkg": "1", 13042 "PublicDescription": "Stall on No BL Agent1 Transgress Credits : For Transgress 10 : Number of cycles the BL Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.", 13043 "UMask": "0x4", 13044 "Unit": "M3UPI" 13045 }, 13046 { 13047 "BriefDescription": "Stall on No BL Agent1 Transgress Credits : For Transgress 8", 13048 "Counter": "0,1,2,3", 13049 "EventCode": "0xD7", 13050 "EventName": "UNC_M3UPI_STALL1_NO_TxR_HORZ_CRD_BL_AG1_1.TGR8", 13051 "Experimental": "1", 13052 "PerPkg": "1", 13053 "PublicDescription": "Stall on No BL Agent1 Transgress Credits : For Transgress 8 : Number of cycles the BL Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.", 13054 "UMask": "0x1", 13055 "Unit": "M3UPI" 13056 }, 13057 { 13058 "BriefDescription": "Stall on No BL Agent1 Transgress Credits : For Transgress 9", 13059 "Counter": "0,1,2,3", 13060 "EventCode": "0xD7", 13061 "EventName": "UNC_M3UPI_STALL1_NO_TxR_HORZ_CRD_BL_AG1_1.TGR9", 13062 "Experimental": "1", 13063 "PerPkg": "1", 13064 "PublicDescription": "Stall on No BL Agent1 Transgress Credits : For Transgress 9 : Number of cycles the BL Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.", 13065 "UMask": "0x2", 13066 "Unit": "M3UPI" 13067 }, 13068 { 13069 "BriefDescription": "Failed ARB for AD : VN0 REQ Messages", 13070 "Counter": "0,1,2,3", 13071 "EventCode": "0x30", 13072 "EventName": "UNC_M3UPI_TxC_AD_ARB_FAIL.VN0_REQ", 13073 "Experimental": "1", 13074 "PerPkg": "1", 13075 "PublicDescription": "Failed ARB for AD : VN0 REQ Messages : AD arb but no win; arb request asserted but not won", 13076 "UMask": "0x1", 13077 "Unit": "M3UPI" 13078 }, 13079 { 13080 "BriefDescription": "Failed ARB for AD : VN0 RSP Messages", 13081 "Counter": "0,1,2,3", 13082 "EventCode": "0x30", 13083 "EventName": "UNC_M3UPI_TxC_AD_ARB_FAIL.VN0_RSP", 13084 "Experimental": "1", 13085 "PerPkg": "1", 13086 "PublicDescription": "Failed ARB for AD : VN0 RSP Messages : AD arb but no win; arb request asserted but not won", 13087 "UMask": "0x4", 13088 "Unit": "M3UPI" 13089 }, 13090 { 13091 "BriefDescription": "Failed ARB for AD : VN0 SNP Messages", 13092 "Counter": "0,1,2,3", 13093 "EventCode": "0x30", 13094 "EventName": "UNC_M3UPI_TxC_AD_ARB_FAIL.VN0_SNP", 13095 "Experimental": "1", 13096 "PerPkg": "1", 13097 "PublicDescription": "Failed ARB for AD : VN0 SNP Messages : AD arb but no win; arb request asserted but not won", 13098 "UMask": "0x2", 13099 "Unit": "M3UPI" 13100 }, 13101 { 13102 "BriefDescription": "Failed ARB for AD : VN0 WB Messages", 13103 "Counter": "0,1,2,3", 13104 "EventCode": "0x30", 13105 "EventName": "UNC_M3UPI_TxC_AD_ARB_FAIL.VN0_WB", 13106 "Experimental": "1", 13107 "PerPkg": "1", 13108 "PublicDescription": "Failed ARB for AD : VN0 WB Messages : AD arb but no win; arb request asserted but not won", 13109 "UMask": "0x8", 13110 "Unit": "M3UPI" 13111 }, 13112 { 13113 "BriefDescription": "Failed ARB for AD : VN1 REQ Messages", 13114 "Counter": "0,1,2,3", 13115 "EventCode": "0x30", 13116 "EventName": "UNC_M3UPI_TxC_AD_ARB_FAIL.VN1_REQ", 13117 "Experimental": "1", 13118 "PerPkg": "1", 13119 "PublicDescription": "Failed ARB for AD : VN1 REQ Messages : AD arb but no win; arb request asserted but not won", 13120 "UMask": "0x10", 13121 "Unit": "M3UPI" 13122 }, 13123 { 13124 "BriefDescription": "Failed ARB for AD : VN1 RSP Messages", 13125 "Counter": "0,1,2,3", 13126 "EventCode": "0x30", 13127 "EventName": "UNC_M3UPI_TxC_AD_ARB_FAIL.VN1_RSP", 13128 "Experimental": "1", 13129 "PerPkg": "1", 13130 "PublicDescription": "Failed ARB for AD : VN1 RSP Messages : AD arb but no win; arb request asserted but not won", 13131 "UMask": "0x40", 13132 "Unit": "M3UPI" 13133 }, 13134 { 13135 "BriefDescription": "Failed ARB for AD : VN1 SNP Messages", 13136 "Counter": "0,1,2,3", 13137 "EventCode": "0x30", 13138 "EventName": "UNC_M3UPI_TxC_AD_ARB_FAIL.VN1_SNP", 13139 "Experimental": "1", 13140 "PerPkg": "1", 13141 "PublicDescription": "Failed ARB for AD : VN1 SNP Messages : AD arb but no win; arb request asserted but not won", 13142 "UMask": "0x20", 13143 "Unit": "M3UPI" 13144 }, 13145 { 13146 "BriefDescription": "Failed ARB for AD : VN1 WB Messages", 13147 "Counter": "0,1,2,3", 13148 "EventCode": "0x30", 13149 "EventName": "UNC_M3UPI_TxC_AD_ARB_FAIL.VN1_WB", 13150 "Experimental": "1", 13151 "PerPkg": "1", 13152 "PublicDescription": "Failed ARB for AD : VN1 WB Messages : AD arb but no win; arb request asserted but not won", 13153 "UMask": "0x80", 13154 "Unit": "M3UPI" 13155 }, 13156 { 13157 "BriefDescription": "AD FlowQ Bypass", 13158 "Counter": "0,1,2,3", 13159 "EventCode": "0x2C", 13160 "EventName": "UNC_M3UPI_TxC_AD_FLQ_BYPASS.AD_SLOT0", 13161 "Experimental": "1", 13162 "PerPkg": "1", 13163 "PublicDescription": "AD FlowQ Bypass : Counts cases when the AD flowQ is bypassed (S0, S1 and S2 indicate which slot was bypassed with S0 having the highest priority and S2 the least)", 13164 "UMask": "0x1", 13165 "Unit": "M3UPI" 13166 }, 13167 { 13168 "BriefDescription": "AD FlowQ Bypass", 13169 "Counter": "0,1,2,3", 13170 "EventCode": "0x2C", 13171 "EventName": "UNC_M3UPI_TxC_AD_FLQ_BYPASS.AD_SLOT1", 13172 "Experimental": "1", 13173 "PerPkg": "1", 13174 "PublicDescription": "AD FlowQ Bypass : Counts cases when the AD flowQ is bypassed (S0, S1 and S2 indicate which slot was bypassed with S0 having the highest priority and S2 the least)", 13175 "UMask": "0x2", 13176 "Unit": "M3UPI" 13177 }, 13178 { 13179 "BriefDescription": "AD FlowQ Bypass", 13180 "Counter": "0,1,2,3", 13181 "EventCode": "0x2C", 13182 "EventName": "UNC_M3UPI_TxC_AD_FLQ_BYPASS.AD_SLOT2", 13183 "Experimental": "1", 13184 "PerPkg": "1", 13185 "PublicDescription": "AD FlowQ Bypass : Counts cases when the AD flowQ is bypassed (S0, S1 and S2 indicate which slot was bypassed with S0 having the highest priority and S2 the least)", 13186 "UMask": "0x4", 13187 "Unit": "M3UPI" 13188 }, 13189 { 13190 "BriefDescription": "AD FlowQ Bypass", 13191 "Counter": "0,1,2,3", 13192 "EventCode": "0x2C", 13193 "EventName": "UNC_M3UPI_TxC_AD_FLQ_BYPASS.BL_EARLY_RSP", 13194 "Experimental": "1", 13195 "PerPkg": "1", 13196 "PublicDescription": "AD FlowQ Bypass : Counts cases when the AD flowQ is bypassed (S0, S1 and S2 indicate which slot was bypassed with S0 having the highest priority and S2 the least)", 13197 "UMask": "0x8", 13198 "Unit": "M3UPI" 13199 }, 13200 { 13201 "BriefDescription": "AD Flow Q Not Empty : VN0 REQ Messages", 13202 "Counter": "0,1,2,3", 13203 "EventCode": "0x27", 13204 "EventName": "UNC_M3UPI_TxC_AD_FLQ_CYCLES_NE.VN0_REQ", 13205 "Experimental": "1", 13206 "PerPkg": "1", 13207 "PublicDescription": "AD Flow Q Not Empty : VN0 REQ Messages : Number of cycles the AD Egress queue is Not Empty", 13208 "UMask": "0x1", 13209 "Unit": "M3UPI" 13210 }, 13211 { 13212 "BriefDescription": "AD Flow Q Not Empty : VN0 RSP Messages", 13213 "Counter": "0,1,2,3", 13214 "EventCode": "0x27", 13215 "EventName": "UNC_M3UPI_TxC_AD_FLQ_CYCLES_NE.VN0_RSP", 13216 "Experimental": "1", 13217 "PerPkg": "1", 13218 "PublicDescription": "AD Flow Q Not Empty : VN0 RSP Messages : Number of cycles the AD Egress queue is Not Empty", 13219 "UMask": "0x4", 13220 "Unit": "M3UPI" 13221 }, 13222 { 13223 "BriefDescription": "AD Flow Q Not Empty : VN0 SNP Messages", 13224 "Counter": "0,1,2,3", 13225 "EventCode": "0x27", 13226 "EventName": "UNC_M3UPI_TxC_AD_FLQ_CYCLES_NE.VN0_SNP", 13227 "Experimental": "1", 13228 "PerPkg": "1", 13229 "PublicDescription": "AD Flow Q Not Empty : VN0 SNP Messages : Number of cycles the AD Egress queue is Not Empty", 13230 "UMask": "0x2", 13231 "Unit": "M3UPI" 13232 }, 13233 { 13234 "BriefDescription": "AD Flow Q Not Empty : VN0 WB Messages", 13235 "Counter": "0,1,2,3", 13236 "EventCode": "0x27", 13237 "EventName": "UNC_M3UPI_TxC_AD_FLQ_CYCLES_NE.VN0_WB", 13238 "Experimental": "1", 13239 "PerPkg": "1", 13240 "PublicDescription": "AD Flow Q Not Empty : VN0 WB Messages : Number of cycles the AD Egress queue is Not Empty", 13241 "UMask": "0x8", 13242 "Unit": "M3UPI" 13243 }, 13244 { 13245 "BriefDescription": "AD Flow Q Not Empty : VN1 REQ Messages", 13246 "Counter": "0,1,2,3", 13247 "EventCode": "0x27", 13248 "EventName": "UNC_M3UPI_TxC_AD_FLQ_CYCLES_NE.VN1_REQ", 13249 "Experimental": "1", 13250 "PerPkg": "1", 13251 "PublicDescription": "AD Flow Q Not Empty : VN1 REQ Messages : Number of cycles the AD Egress queue is Not Empty", 13252 "UMask": "0x10", 13253 "Unit": "M3UPI" 13254 }, 13255 { 13256 "BriefDescription": "AD Flow Q Not Empty : VN1 RSP Messages", 13257 "Counter": "0,1,2,3", 13258 "EventCode": "0x27", 13259 "EventName": "UNC_M3UPI_TxC_AD_FLQ_CYCLES_NE.VN1_RSP", 13260 "Experimental": "1", 13261 "PerPkg": "1", 13262 "PublicDescription": "AD Flow Q Not Empty : VN1 RSP Messages : Number of cycles the AD Egress queue is Not Empty", 13263 "UMask": "0x40", 13264 "Unit": "M3UPI" 13265 }, 13266 { 13267 "BriefDescription": "AD Flow Q Not Empty : VN1 SNP Messages", 13268 "Counter": "0,1,2,3", 13269 "EventCode": "0x27", 13270 "EventName": "UNC_M3UPI_TxC_AD_FLQ_CYCLES_NE.VN1_SNP", 13271 "Experimental": "1", 13272 "PerPkg": "1", 13273 "PublicDescription": "AD Flow Q Not Empty : VN1 SNP Messages : Number of cycles the AD Egress queue is Not Empty", 13274 "UMask": "0x20", 13275 "Unit": "M3UPI" 13276 }, 13277 { 13278 "BriefDescription": "AD Flow Q Not Empty : VN1 WB Messages", 13279 "Counter": "0,1,2,3", 13280 "EventCode": "0x27", 13281 "EventName": "UNC_M3UPI_TxC_AD_FLQ_CYCLES_NE.VN1_WB", 13282 "Experimental": "1", 13283 "PerPkg": "1", 13284 "PublicDescription": "AD Flow Q Not Empty : VN1 WB Messages : Number of cycles the AD Egress queue is Not Empty", 13285 "UMask": "0x80", 13286 "Unit": "M3UPI" 13287 }, 13288 { 13289 "BriefDescription": "AD Flow Q Inserts : VN0 REQ Messages", 13290 "Counter": "0,1,2,3", 13291 "EventCode": "0x2D", 13292 "EventName": "UNC_M3UPI_TxC_AD_FLQ_INSERTS.VN0_REQ", 13293 "Experimental": "1", 13294 "PerPkg": "1", 13295 "PublicDescription": "AD Flow Q Inserts : VN0 REQ Messages : Counts the number of allocations into the QPI FlowQ. This can be used in conjunction with the QPI FlowQ Occupancy Accumulator event in order to calculate average queue latency. Only a single FlowQ queue can be tracked at any given time. It is not possible to filter based on direction or polarity.", 13296 "UMask": "0x1", 13297 "Unit": "M3UPI" 13298 }, 13299 { 13300 "BriefDescription": "AD Flow Q Inserts : VN0 RSP Messages", 13301 "Counter": "0,1,2,3", 13302 "EventCode": "0x2D", 13303 "EventName": "UNC_M3UPI_TxC_AD_FLQ_INSERTS.VN0_RSP", 13304 "Experimental": "1", 13305 "PerPkg": "1", 13306 "PublicDescription": "AD Flow Q Inserts : VN0 RSP Messages : Counts the number of allocations into the QPI FlowQ. This can be used in conjunction with the QPI FlowQ Occupancy Accumulator event in order to calculate average queue latency. Only a single FlowQ queue can be tracked at any given time. It is not possible to filter based on direction or polarity.", 13307 "UMask": "0x4", 13308 "Unit": "M3UPI" 13309 }, 13310 { 13311 "BriefDescription": "AD Flow Q Inserts : VN0 SNP Messages", 13312 "Counter": "0,1,2,3", 13313 "EventCode": "0x2D", 13314 "EventName": "UNC_M3UPI_TxC_AD_FLQ_INSERTS.VN0_SNP", 13315 "Experimental": "1", 13316 "PerPkg": "1", 13317 "PublicDescription": "AD Flow Q Inserts : VN0 SNP Messages : Counts the number of allocations into the QPI FlowQ. This can be used in conjunction with the QPI FlowQ Occupancy Accumulator event in order to calculate average queue latency. Only a single FlowQ queue can be tracked at any given time. It is not possible to filter based on direction or polarity.", 13318 "UMask": "0x2", 13319 "Unit": "M3UPI" 13320 }, 13321 { 13322 "BriefDescription": "AD Flow Q Inserts : VN0 WB Messages", 13323 "Counter": "0,1,2,3", 13324 "EventCode": "0x2D", 13325 "EventName": "UNC_M3UPI_TxC_AD_FLQ_INSERTS.VN0_WB", 13326 "Experimental": "1", 13327 "PerPkg": "1", 13328 "PublicDescription": "AD Flow Q Inserts : VN0 WB Messages : Counts the number of allocations into the QPI FlowQ. This can be used in conjunction with the QPI FlowQ Occupancy Accumulator event in order to calculate average queue latency. Only a single FlowQ queue can be tracked at any given time. It is not possible to filter based on direction or polarity.", 13329 "UMask": "0x8", 13330 "Unit": "M3UPI" 13331 }, 13332 { 13333 "BriefDescription": "AD Flow Q Inserts : VN1 REQ Messages", 13334 "Counter": "0,1,2,3", 13335 "EventCode": "0x2D", 13336 "EventName": "UNC_M3UPI_TxC_AD_FLQ_INSERTS.VN1_REQ", 13337 "Experimental": "1", 13338 "PerPkg": "1", 13339 "PublicDescription": "AD Flow Q Inserts : VN1 REQ Messages : Counts the number of allocations into the QPI FlowQ. This can be used in conjunction with the QPI FlowQ Occupancy Accumulator event in order to calculate average queue latency. Only a single FlowQ queue can be tracked at any given time. It is not possible to filter based on direction or polarity.", 13340 "UMask": "0x10", 13341 "Unit": "M3UPI" 13342 }, 13343 { 13344 "BriefDescription": "AD Flow Q Inserts : VN1 RSP Messages", 13345 "Counter": "0,1,2,3", 13346 "EventCode": "0x2D", 13347 "EventName": "UNC_M3UPI_TxC_AD_FLQ_INSERTS.VN1_RSP", 13348 "Experimental": "1", 13349 "PerPkg": "1", 13350 "PublicDescription": "AD Flow Q Inserts : VN1 RSP Messages : Counts the number of allocations into the QPI FlowQ. This can be used in conjunction with the QPI FlowQ Occupancy Accumulator event in order to calculate average queue latency. Only a single FlowQ queue can be tracked at any given time. It is not possible to filter based on direction or polarity.", 13351 "UMask": "0x40", 13352 "Unit": "M3UPI" 13353 }, 13354 { 13355 "BriefDescription": "AD Flow Q Inserts : VN1 SNP Messages", 13356 "Counter": "0,1,2,3", 13357 "EventCode": "0x2D", 13358 "EventName": "UNC_M3UPI_TxC_AD_FLQ_INSERTS.VN1_SNP", 13359 "Experimental": "1", 13360 "PerPkg": "1", 13361 "PublicDescription": "AD Flow Q Inserts : VN1 SNP Messages : Counts the number of allocations into the QPI FlowQ. This can be used in conjunction with the QPI FlowQ Occupancy Accumulator event in order to calculate average queue latency. Only a single FlowQ queue can be tracked at any given time. It is not possible to filter based on direction or polarity.", 13362 "UMask": "0x20", 13363 "Unit": "M3UPI" 13364 }, 13365 { 13366 "BriefDescription": "AD Flow Q Occupancy : VN0 REQ Messages", 13367 "Counter": "0", 13368 "EventCode": "0x1C", 13369 "EventName": "UNC_M3UPI_TxC_AD_FLQ_OCCUPANCY.VN0_REQ", 13370 "Experimental": "1", 13371 "PerPkg": "1", 13372 "UMask": "0x1", 13373 "Unit": "M3UPI" 13374 }, 13375 { 13376 "BriefDescription": "AD Flow Q Occupancy : VN0 RSP Messages", 13377 "Counter": "0", 13378 "EventCode": "0x1C", 13379 "EventName": "UNC_M3UPI_TxC_AD_FLQ_OCCUPANCY.VN0_RSP", 13380 "Experimental": "1", 13381 "PerPkg": "1", 13382 "UMask": "0x4", 13383 "Unit": "M3UPI" 13384 }, 13385 { 13386 "BriefDescription": "AD Flow Q Occupancy : VN0 SNP Messages", 13387 "Counter": "0", 13388 "EventCode": "0x1C", 13389 "EventName": "UNC_M3UPI_TxC_AD_FLQ_OCCUPANCY.VN0_SNP", 13390 "Experimental": "1", 13391 "PerPkg": "1", 13392 "UMask": "0x2", 13393 "Unit": "M3UPI" 13394 }, 13395 { 13396 "BriefDescription": "AD Flow Q Occupancy : VN0 WB Messages", 13397 "Counter": "0", 13398 "EventCode": "0x1C", 13399 "EventName": "UNC_M3UPI_TxC_AD_FLQ_OCCUPANCY.VN0_WB", 13400 "Experimental": "1", 13401 "PerPkg": "1", 13402 "UMask": "0x8", 13403 "Unit": "M3UPI" 13404 }, 13405 { 13406 "BriefDescription": "AD Flow Q Occupancy : VN1 REQ Messages", 13407 "Counter": "0", 13408 "EventCode": "0x1C", 13409 "EventName": "UNC_M3UPI_TxC_AD_FLQ_OCCUPANCY.VN1_REQ", 13410 "Experimental": "1", 13411 "PerPkg": "1", 13412 "UMask": "0x10", 13413 "Unit": "M3UPI" 13414 }, 13415 { 13416 "BriefDescription": "AD Flow Q Occupancy : VN1 RSP Messages", 13417 "Counter": "0", 13418 "EventCode": "0x1C", 13419 "EventName": "UNC_M3UPI_TxC_AD_FLQ_OCCUPANCY.VN1_RSP", 13420 "Experimental": "1", 13421 "PerPkg": "1", 13422 "UMask": "0x40", 13423 "Unit": "M3UPI" 13424 }, 13425 { 13426 "BriefDescription": "AD Flow Q Occupancy : VN1 SNP Messages", 13427 "Counter": "0", 13428 "EventCode": "0x1C", 13429 "EventName": "UNC_M3UPI_TxC_AD_FLQ_OCCUPANCY.VN1_SNP", 13430 "Experimental": "1", 13431 "PerPkg": "1", 13432 "UMask": "0x20", 13433 "Unit": "M3UPI" 13434 }, 13435 { 13436 "BriefDescription": "AK Flow Q Inserts", 13437 "Counter": "0,1,2,3", 13438 "EventCode": "0x2F", 13439 "EventName": "UNC_M3UPI_TxC_AK_FLQ_INSERTS", 13440 "Experimental": "1", 13441 "PerPkg": "1", 13442 "Unit": "M3UPI" 13443 }, 13444 { 13445 "BriefDescription": "AK Flow Q Occupancy", 13446 "Counter": "0", 13447 "EventCode": "0x1E", 13448 "EventName": "UNC_M3UPI_TxC_AK_FLQ_OCCUPANCY", 13449 "Experimental": "1", 13450 "PerPkg": "1", 13451 "Unit": "M3UPI" 13452 }, 13453 { 13454 "BriefDescription": "Failed ARB for BL : VN0 NCB Messages", 13455 "Counter": "0,1,2,3", 13456 "EventCode": "0x35", 13457 "EventName": "UNC_M3UPI_TxC_BL_ARB_FAIL.VN0_NCB", 13458 "Experimental": "1", 13459 "PerPkg": "1", 13460 "PublicDescription": "Failed ARB for BL : VN0 NCB Messages : BL arb but no win; arb request asserted but not won", 13461 "UMask": "0x4", 13462 "Unit": "M3UPI" 13463 }, 13464 { 13465 "BriefDescription": "Failed ARB for BL : VN0 NCS Messages", 13466 "Counter": "0,1,2,3", 13467 "EventCode": "0x35", 13468 "EventName": "UNC_M3UPI_TxC_BL_ARB_FAIL.VN0_NCS", 13469 "Experimental": "1", 13470 "PerPkg": "1", 13471 "PublicDescription": "Failed ARB for BL : VN0 NCS Messages : BL arb but no win; arb request asserted but not won", 13472 "UMask": "0x8", 13473 "Unit": "M3UPI" 13474 }, 13475 { 13476 "BriefDescription": "Failed ARB for BL : VN0 RSP Messages", 13477 "Counter": "0,1,2,3", 13478 "EventCode": "0x35", 13479 "EventName": "UNC_M3UPI_TxC_BL_ARB_FAIL.VN0_RSP", 13480 "Experimental": "1", 13481 "PerPkg": "1", 13482 "PublicDescription": "Failed ARB for BL : VN0 RSP Messages : BL arb but no win; arb request asserted but not won", 13483 "UMask": "0x1", 13484 "Unit": "M3UPI" 13485 }, 13486 { 13487 "BriefDescription": "Failed ARB for BL : VN0 WB Messages", 13488 "Counter": "0,1,2,3", 13489 "EventCode": "0x35", 13490 "EventName": "UNC_M3UPI_TxC_BL_ARB_FAIL.VN0_WB", 13491 "Experimental": "1", 13492 "PerPkg": "1", 13493 "PublicDescription": "Failed ARB for BL : VN0 WB Messages : BL arb but no win; arb request asserted but not won", 13494 "UMask": "0x2", 13495 "Unit": "M3UPI" 13496 }, 13497 { 13498 "BriefDescription": "Failed ARB for BL : VN1 NCS Messages", 13499 "Counter": "0,1,2,3", 13500 "EventCode": "0x35", 13501 "EventName": "UNC_M3UPI_TxC_BL_ARB_FAIL.VN1_NCB", 13502 "Experimental": "1", 13503 "PerPkg": "1", 13504 "PublicDescription": "Failed ARB for BL : VN1 NCS Messages : BL arb but no win; arb request asserted but not won", 13505 "UMask": "0x40", 13506 "Unit": "M3UPI" 13507 }, 13508 { 13509 "BriefDescription": "Failed ARB for BL : VN1 NCB Messages", 13510 "Counter": "0,1,2,3", 13511 "EventCode": "0x35", 13512 "EventName": "UNC_M3UPI_TxC_BL_ARB_FAIL.VN1_NCS", 13513 "Experimental": "1", 13514 "PerPkg": "1", 13515 "PublicDescription": "Failed ARB for BL : VN1 NCB Messages : BL arb but no win; arb request asserted but not won", 13516 "UMask": "0x80", 13517 "Unit": "M3UPI" 13518 }, 13519 { 13520 "BriefDescription": "Failed ARB for BL : VN1 RSP Messages", 13521 "Counter": "0,1,2,3", 13522 "EventCode": "0x35", 13523 "EventName": "UNC_M3UPI_TxC_BL_ARB_FAIL.VN1_RSP", 13524 "Experimental": "1", 13525 "PerPkg": "1", 13526 "PublicDescription": "Failed ARB for BL : VN1 RSP Messages : BL arb but no win; arb request asserted but not won", 13527 "UMask": "0x10", 13528 "Unit": "M3UPI" 13529 }, 13530 { 13531 "BriefDescription": "Failed ARB for BL : VN1 WB Messages", 13532 "Counter": "0,1,2,3", 13533 "EventCode": "0x35", 13534 "EventName": "UNC_M3UPI_TxC_BL_ARB_FAIL.VN1_WB", 13535 "Experimental": "1", 13536 "PerPkg": "1", 13537 "PublicDescription": "Failed ARB for BL : VN1 WB Messages : BL arb but no win; arb request asserted but not won", 13538 "UMask": "0x20", 13539 "Unit": "M3UPI" 13540 }, 13541 { 13542 "BriefDescription": "BL Flow Q Not Empty : VN0 REQ Messages", 13543 "Counter": "0,1,2,3", 13544 "EventCode": "0x28", 13545 "EventName": "UNC_M3UPI_TxC_BL_FLQ_CYCLES_NE.VN0_REQ", 13546 "Experimental": "1", 13547 "PerPkg": "1", 13548 "PublicDescription": "BL Flow Q Not Empty : VN0 REQ Messages : Number of cycles the BL Egress queue is Not Empty", 13549 "UMask": "0x1", 13550 "Unit": "M3UPI" 13551 }, 13552 { 13553 "BriefDescription": "BL Flow Q Not Empty : VN0 RSP Messages", 13554 "Counter": "0,1,2,3", 13555 "EventCode": "0x28", 13556 "EventName": "UNC_M3UPI_TxC_BL_FLQ_CYCLES_NE.VN0_RSP", 13557 "Experimental": "1", 13558 "PerPkg": "1", 13559 "PublicDescription": "BL Flow Q Not Empty : VN0 RSP Messages : Number of cycles the BL Egress queue is Not Empty", 13560 "UMask": "0x4", 13561 "Unit": "M3UPI" 13562 }, 13563 { 13564 "BriefDescription": "BL Flow Q Not Empty : VN0 SNP Messages", 13565 "Counter": "0,1,2,3", 13566 "EventCode": "0x28", 13567 "EventName": "UNC_M3UPI_TxC_BL_FLQ_CYCLES_NE.VN0_SNP", 13568 "Experimental": "1", 13569 "PerPkg": "1", 13570 "PublicDescription": "BL Flow Q Not Empty : VN0 SNP Messages : Number of cycles the BL Egress queue is Not Empty", 13571 "UMask": "0x2", 13572 "Unit": "M3UPI" 13573 }, 13574 { 13575 "BriefDescription": "BL Flow Q Not Empty : VN0 WB Messages", 13576 "Counter": "0,1,2,3", 13577 "EventCode": "0x28", 13578 "EventName": "UNC_M3UPI_TxC_BL_FLQ_CYCLES_NE.VN0_WB", 13579 "Experimental": "1", 13580 "PerPkg": "1", 13581 "PublicDescription": "BL Flow Q Not Empty : VN0 WB Messages : Number of cycles the BL Egress queue is Not Empty", 13582 "UMask": "0x8", 13583 "Unit": "M3UPI" 13584 }, 13585 { 13586 "BriefDescription": "BL Flow Q Not Empty : VN1 REQ Messages", 13587 "Counter": "0,1,2,3", 13588 "EventCode": "0x28", 13589 "EventName": "UNC_M3UPI_TxC_BL_FLQ_CYCLES_NE.VN1_REQ", 13590 "Experimental": "1", 13591 "PerPkg": "1", 13592 "PublicDescription": "BL Flow Q Not Empty : VN1 REQ Messages : Number of cycles the BL Egress queue is Not Empty", 13593 "UMask": "0x10", 13594 "Unit": "M3UPI" 13595 }, 13596 { 13597 "BriefDescription": "BL Flow Q Not Empty : VN1 RSP Messages", 13598 "Counter": "0,1,2,3", 13599 "EventCode": "0x28", 13600 "EventName": "UNC_M3UPI_TxC_BL_FLQ_CYCLES_NE.VN1_RSP", 13601 "Experimental": "1", 13602 "PerPkg": "1", 13603 "PublicDescription": "BL Flow Q Not Empty : VN1 RSP Messages : Number of cycles the BL Egress queue is Not Empty", 13604 "UMask": "0x40", 13605 "Unit": "M3UPI" 13606 }, 13607 { 13608 "BriefDescription": "BL Flow Q Not Empty : VN1 SNP Messages", 13609 "Counter": "0,1,2,3", 13610 "EventCode": "0x28", 13611 "EventName": "UNC_M3UPI_TxC_BL_FLQ_CYCLES_NE.VN1_SNP", 13612 "Experimental": "1", 13613 "PerPkg": "1", 13614 "PublicDescription": "BL Flow Q Not Empty : VN1 SNP Messages : Number of cycles the BL Egress queue is Not Empty", 13615 "UMask": "0x20", 13616 "Unit": "M3UPI" 13617 }, 13618 { 13619 "BriefDescription": "BL Flow Q Not Empty : VN1 WB Messages", 13620 "Counter": "0,1,2,3", 13621 "EventCode": "0x28", 13622 "EventName": "UNC_M3UPI_TxC_BL_FLQ_CYCLES_NE.VN1_WB", 13623 "Experimental": "1", 13624 "PerPkg": "1", 13625 "PublicDescription": "BL Flow Q Not Empty : VN1 WB Messages : Number of cycles the BL Egress queue is Not Empty", 13626 "UMask": "0x80", 13627 "Unit": "M3UPI" 13628 }, 13629 { 13630 "BriefDescription": "BL Flow Q Inserts : VN0 RSP Messages", 13631 "Counter": "0,1,2,3", 13632 "EventCode": "0x2E", 13633 "EventName": "UNC_M3UPI_TxC_BL_FLQ_INSERTS.VN0_NCB", 13634 "Experimental": "1", 13635 "PerPkg": "1", 13636 "PublicDescription": "BL Flow Q Inserts : VN0 RSP Messages : Counts the number of allocations into the QPI FlowQ. This can be used in conjunction with the QPI FlowQ Occupancy Accumulator event in order to calculate average queue latency. Only a single FlowQ queue can be tracked at any given time. It is not possible to filter based on direction or polarity.", 13637 "UMask": "0x1", 13638 "Unit": "M3UPI" 13639 }, 13640 { 13641 "BriefDescription": "BL Flow Q Inserts : VN0 WB Messages", 13642 "Counter": "0,1,2,3", 13643 "EventCode": "0x2E", 13644 "EventName": "UNC_M3UPI_TxC_BL_FLQ_INSERTS.VN0_NCS", 13645 "Experimental": "1", 13646 "PerPkg": "1", 13647 "PublicDescription": "BL Flow Q Inserts : VN0 WB Messages : Counts the number of allocations into the QPI FlowQ. This can be used in conjunction with the QPI FlowQ Occupancy Accumulator event in order to calculate average queue latency. Only a single FlowQ queue can be tracked at any given time. It is not possible to filter based on direction or polarity.", 13648 "UMask": "0x2", 13649 "Unit": "M3UPI" 13650 }, 13651 { 13652 "BriefDescription": "BL Flow Q Inserts : VN0 NCS Messages", 13653 "Counter": "0,1,2,3", 13654 "EventCode": "0x2E", 13655 "EventName": "UNC_M3UPI_TxC_BL_FLQ_INSERTS.VN0_RSP", 13656 "Experimental": "1", 13657 "PerPkg": "1", 13658 "PublicDescription": "BL Flow Q Inserts : VN0 NCS Messages : Counts the number of allocations into the QPI FlowQ. This can be used in conjunction with the QPI FlowQ Occupancy Accumulator event in order to calculate average queue latency. Only a single FlowQ queue can be tracked at any given time. It is not possible to filter based on direction or polarity.", 13659 "UMask": "0x8", 13660 "Unit": "M3UPI" 13661 }, 13662 { 13663 "BriefDescription": "BL Flow Q Inserts : VN0 NCB Messages", 13664 "Counter": "0,1,2,3", 13665 "EventCode": "0x2E", 13666 "EventName": "UNC_M3UPI_TxC_BL_FLQ_INSERTS.VN0_WB", 13667 "Experimental": "1", 13668 "PerPkg": "1", 13669 "PublicDescription": "BL Flow Q Inserts : VN0 NCB Messages : Counts the number of allocations into the QPI FlowQ. This can be used in conjunction with the QPI FlowQ Occupancy Accumulator event in order to calculate average queue latency. Only a single FlowQ queue can be tracked at any given time. It is not possible to filter based on direction or polarity.", 13670 "UMask": "0x4", 13671 "Unit": "M3UPI" 13672 }, 13673 { 13674 "BriefDescription": "BL Flow Q Inserts : VN1 RSP Messages", 13675 "Counter": "0,1,2,3", 13676 "EventCode": "0x2E", 13677 "EventName": "UNC_M3UPI_TxC_BL_FLQ_INSERTS.VN1_NCB", 13678 "Experimental": "1", 13679 "PerPkg": "1", 13680 "PublicDescription": "BL Flow Q Inserts : VN1 RSP Messages : Counts the number of allocations into the QPI FlowQ. This can be used in conjunction with the QPI FlowQ Occupancy Accumulator event in order to calculate average queue latency. Only a single FlowQ queue can be tracked at any given time. It is not possible to filter based on direction or polarity.", 13681 "UMask": "0x10", 13682 "Unit": "M3UPI" 13683 }, 13684 { 13685 "BriefDescription": "BL Flow Q Inserts : VN1 WB Messages", 13686 "Counter": "0,1,2,3", 13687 "EventCode": "0x2E", 13688 "EventName": "UNC_M3UPI_TxC_BL_FLQ_INSERTS.VN1_NCS", 13689 "Experimental": "1", 13690 "PerPkg": "1", 13691 "PublicDescription": "BL Flow Q Inserts : VN1 WB Messages : Counts the number of allocations into the QPI FlowQ. This can be used in conjunction with the QPI FlowQ Occupancy Accumulator event in order to calculate average queue latency. Only a single FlowQ queue can be tracked at any given time. It is not possible to filter based on direction or polarity.", 13692 "UMask": "0x20", 13693 "Unit": "M3UPI" 13694 }, 13695 { 13696 "BriefDescription": "BL Flow Q Inserts : VN1_NCB Messages", 13697 "Counter": "0,1,2,3", 13698 "EventCode": "0x2E", 13699 "EventName": "UNC_M3UPI_TxC_BL_FLQ_INSERTS.VN1_RSP", 13700 "Experimental": "1", 13701 "PerPkg": "1", 13702 "PublicDescription": "BL Flow Q Inserts : VN1_NCB Messages : Counts the number of allocations into the QPI FlowQ. This can be used in conjunction with the QPI FlowQ Occupancy Accumulator event in order to calculate average queue latency. Only a single FlowQ queue can be tracked at any given time. It is not possible to filter based on direction or polarity.", 13703 "UMask": "0x80", 13704 "Unit": "M3UPI" 13705 }, 13706 { 13707 "BriefDescription": "BL Flow Q Inserts : VN1_NCS Messages", 13708 "Counter": "0,1,2,3", 13709 "EventCode": "0x2E", 13710 "EventName": "UNC_M3UPI_TxC_BL_FLQ_INSERTS.VN1_WB", 13711 "Experimental": "1", 13712 "PerPkg": "1", 13713 "PublicDescription": "BL Flow Q Inserts : VN1_NCS Messages : Counts the number of allocations into the QPI FlowQ. This can be used in conjunction with the QPI FlowQ Occupancy Accumulator event in order to calculate average queue latency. Only a single FlowQ queue can be tracked at any given time. It is not possible to filter based on direction or polarity.", 13714 "UMask": "0x40", 13715 "Unit": "M3UPI" 13716 }, 13717 { 13718 "BriefDescription": "BL Flow Q Occupancy : VN0 NCB Messages", 13719 "Counter": "0", 13720 "EventCode": "0x1D", 13721 "EventName": "UNC_M3UPI_TxC_BL_FLQ_OCCUPANCY.VN0_NCB", 13722 "Experimental": "1", 13723 "PerPkg": "1", 13724 "UMask": "0x4", 13725 "Unit": "M3UPI" 13726 }, 13727 { 13728 "BriefDescription": "BL Flow Q Occupancy : VN0 NCS Messages", 13729 "Counter": "0", 13730 "EventCode": "0x1D", 13731 "EventName": "UNC_M3UPI_TxC_BL_FLQ_OCCUPANCY.VN0_NCS", 13732 "Experimental": "1", 13733 "PerPkg": "1", 13734 "UMask": "0x8", 13735 "Unit": "M3UPI" 13736 }, 13737 { 13738 "BriefDescription": "BL Flow Q Occupancy : VN0 RSP Messages", 13739 "Counter": "0", 13740 "EventCode": "0x1D", 13741 "EventName": "UNC_M3UPI_TxC_BL_FLQ_OCCUPANCY.VN0_RSP", 13742 "Experimental": "1", 13743 "PerPkg": "1", 13744 "UMask": "0x1", 13745 "Unit": "M3UPI" 13746 }, 13747 { 13748 "BriefDescription": "BL Flow Q Occupancy : VN0 WB Messages", 13749 "Counter": "0", 13750 "EventCode": "0x1D", 13751 "EventName": "UNC_M3UPI_TxC_BL_FLQ_OCCUPANCY.VN0_WB", 13752 "Experimental": "1", 13753 "PerPkg": "1", 13754 "UMask": "0x2", 13755 "Unit": "M3UPI" 13756 }, 13757 { 13758 "BriefDescription": "BL Flow Q Occupancy : VN1_NCS Messages", 13759 "Counter": "0", 13760 "EventCode": "0x1D", 13761 "EventName": "UNC_M3UPI_TxC_BL_FLQ_OCCUPANCY.VN1_NCB", 13762 "Experimental": "1", 13763 "PerPkg": "1", 13764 "UMask": "0x40", 13765 "Unit": "M3UPI" 13766 }, 13767 { 13768 "BriefDescription": "BL Flow Q Occupancy : VN1_NCB Messages", 13769 "Counter": "0", 13770 "EventCode": "0x1D", 13771 "EventName": "UNC_M3UPI_TxC_BL_FLQ_OCCUPANCY.VN1_NCS", 13772 "Experimental": "1", 13773 "PerPkg": "1", 13774 "UMask": "0x80", 13775 "Unit": "M3UPI" 13776 }, 13777 { 13778 "BriefDescription": "BL Flow Q Occupancy : VN1 RSP Messages", 13779 "Counter": "0", 13780 "EventCode": "0x1D", 13781 "EventName": "UNC_M3UPI_TxC_BL_FLQ_OCCUPANCY.VN1_RSP", 13782 "Experimental": "1", 13783 "PerPkg": "1", 13784 "UMask": "0x10", 13785 "Unit": "M3UPI" 13786 }, 13787 { 13788 "BriefDescription": "BL Flow Q Occupancy : VN1 WB Messages", 13789 "Counter": "0", 13790 "EventCode": "0x1D", 13791 "EventName": "UNC_M3UPI_TxC_BL_FLQ_OCCUPANCY.VN1_WB", 13792 "Experimental": "1", 13793 "PerPkg": "1", 13794 "UMask": "0x20", 13795 "Unit": "M3UPI" 13796 }, 13797 { 13798 "BriefDescription": "BL Flow Q Occupancy : VN0 RSP Messages", 13799 "Counter": "0", 13800 "EventCode": "0x1F", 13801 "EventName": "UNC_M3UPI_TxC_BL_WB_FLQ_OCCUPANCY.VN0_LOCAL", 13802 "Experimental": "1", 13803 "PerPkg": "1", 13804 "UMask": "0x1", 13805 "Unit": "M3UPI" 13806 }, 13807 { 13808 "BriefDescription": "BL Flow Q Occupancy : VN0 WB Messages", 13809 "Counter": "0", 13810 "EventCode": "0x1F", 13811 "EventName": "UNC_M3UPI_TxC_BL_WB_FLQ_OCCUPANCY.VN0_THROUGH", 13812 "Experimental": "1", 13813 "PerPkg": "1", 13814 "UMask": "0x2", 13815 "Unit": "M3UPI" 13816 }, 13817 { 13818 "BriefDescription": "BL Flow Q Occupancy : VN0 NCB Messages", 13819 "Counter": "0", 13820 "EventCode": "0x1F", 13821 "EventName": "UNC_M3UPI_TxC_BL_WB_FLQ_OCCUPANCY.VN0_WRPULL", 13822 "Experimental": "1", 13823 "PerPkg": "1", 13824 "UMask": "0x4", 13825 "Unit": "M3UPI" 13826 }, 13827 { 13828 "BriefDescription": "BL Flow Q Occupancy : VN1 RSP Messages", 13829 "Counter": "0", 13830 "EventCode": "0x1F", 13831 "EventName": "UNC_M3UPI_TxC_BL_WB_FLQ_OCCUPANCY.VN1_LOCAL", 13832 "Experimental": "1", 13833 "PerPkg": "1", 13834 "UMask": "0x10", 13835 "Unit": "M3UPI" 13836 }, 13837 { 13838 "BriefDescription": "BL Flow Q Occupancy : VN1 WB Messages", 13839 "Counter": "0", 13840 "EventCode": "0x1F", 13841 "EventName": "UNC_M3UPI_TxC_BL_WB_FLQ_OCCUPANCY.VN1_THROUGH", 13842 "Experimental": "1", 13843 "PerPkg": "1", 13844 "UMask": "0x20", 13845 "Unit": "M3UPI" 13846 }, 13847 { 13848 "BriefDescription": "BL Flow Q Occupancy : VN1_NCS Messages", 13849 "Counter": "0", 13850 "EventCode": "0x1F", 13851 "EventName": "UNC_M3UPI_TxC_BL_WB_FLQ_OCCUPANCY.VN1_WRPULL", 13852 "Experimental": "1", 13853 "PerPkg": "1", 13854 "UMask": "0x40", 13855 "Unit": "M3UPI" 13856 }, 13857 { 13858 "BriefDescription": "CMS Horizontal ADS Used : AD - All", 13859 "Counter": "0,1,2,3", 13860 "EventCode": "0xA6", 13861 "EventName": "UNC_M3UPI_TxR_HORZ_ADS_USED.AD_ALL", 13862 "Experimental": "1", 13863 "PerPkg": "1", 13864 "PublicDescription": "CMS Horizontal ADS Used : AD - All : Number of packets using the Horizontal Anti-Deadlock Slot, broken down by ring type and CMS Agent. : All == Credited + Uncredited", 13865 "UMask": "0x11", 13866 "Unit": "M3UPI" 13867 }, 13868 { 13869 "BriefDescription": "CMS Horizontal ADS Used : AD - Credited", 13870 "Counter": "0,1,2,3", 13871 "EventCode": "0xA6", 13872 "EventName": "UNC_M3UPI_TxR_HORZ_ADS_USED.AD_CRD", 13873 "Experimental": "1", 13874 "PerPkg": "1", 13875 "PublicDescription": "CMS Horizontal ADS Used : AD - Credited : Number of packets using the Horizontal Anti-Deadlock Slot, broken down by ring type and CMS Agent.", 13876 "UMask": "0x10", 13877 "Unit": "M3UPI" 13878 }, 13879 { 13880 "BriefDescription": "CMS Horizontal ADS Used : AD - Uncredited", 13881 "Counter": "0,1,2,3", 13882 "EventCode": "0xA6", 13883 "EventName": "UNC_M3UPI_TxR_HORZ_ADS_USED.AD_UNCRD", 13884 "Experimental": "1", 13885 "PerPkg": "1", 13886 "PublicDescription": "CMS Horizontal ADS Used : AD - Uncredited : Number of packets using the Horizontal Anti-Deadlock Slot, broken down by ring type and CMS Agent.", 13887 "UMask": "0x1", 13888 "Unit": "M3UPI" 13889 }, 13890 { 13891 "BriefDescription": "CMS Horizontal ADS Used : BL - All", 13892 "Counter": "0,1,2,3", 13893 "EventCode": "0xA6", 13894 "EventName": "UNC_M3UPI_TxR_HORZ_ADS_USED.BL_ALL", 13895 "Experimental": "1", 13896 "PerPkg": "1", 13897 "PublicDescription": "CMS Horizontal ADS Used : BL - All : Number of packets using the Horizontal Anti-Deadlock Slot, broken down by ring type and CMS Agent. : All == Credited + Uncredited", 13898 "UMask": "0x44", 13899 "Unit": "M3UPI" 13900 }, 13901 { 13902 "BriefDescription": "CMS Horizontal ADS Used : BL - Credited", 13903 "Counter": "0,1,2,3", 13904 "EventCode": "0xA6", 13905 "EventName": "UNC_M3UPI_TxR_HORZ_ADS_USED.BL_CRD", 13906 "Experimental": "1", 13907 "PerPkg": "1", 13908 "PublicDescription": "CMS Horizontal ADS Used : BL - Credited : Number of packets using the Horizontal Anti-Deadlock Slot, broken down by ring type and CMS Agent.", 13909 "UMask": "0x40", 13910 "Unit": "M3UPI" 13911 }, 13912 { 13913 "BriefDescription": "CMS Horizontal ADS Used : BL - Uncredited", 13914 "Counter": "0,1,2,3", 13915 "EventCode": "0xA6", 13916 "EventName": "UNC_M3UPI_TxR_HORZ_ADS_USED.BL_UNCRD", 13917 "Experimental": "1", 13918 "PerPkg": "1", 13919 "PublicDescription": "CMS Horizontal ADS Used : BL - Uncredited : Number of packets using the Horizontal Anti-Deadlock Slot, broken down by ring type and CMS Agent.", 13920 "UMask": "0x4", 13921 "Unit": "M3UPI" 13922 }, 13923 { 13924 "BriefDescription": "CMS Horizontal Bypass Used : AD - All", 13925 "Counter": "0,1,2,3", 13926 "EventCode": "0xA7", 13927 "EventName": "UNC_M3UPI_TxR_HORZ_BYPASS.AD_ALL", 13928 "Experimental": "1", 13929 "PerPkg": "1", 13930 "PublicDescription": "CMS Horizontal Bypass Used : AD - All : Number of packets bypassing the Horizontal Egress, broken down by ring type and CMS Agent. : All == Credited + Uncredited", 13931 "UMask": "0x11", 13932 "Unit": "M3UPI" 13933 }, 13934 { 13935 "BriefDescription": "CMS Horizontal Bypass Used : AD - Credited", 13936 "Counter": "0,1,2,3", 13937 "EventCode": "0xA7", 13938 "EventName": "UNC_M3UPI_TxR_HORZ_BYPASS.AD_CRD", 13939 "Experimental": "1", 13940 "PerPkg": "1", 13941 "PublicDescription": "CMS Horizontal Bypass Used : AD - Credited : Number of packets bypassing the Horizontal Egress, broken down by ring type and CMS Agent.", 13942 "UMask": "0x10", 13943 "Unit": "M3UPI" 13944 }, 13945 { 13946 "BriefDescription": "CMS Horizontal Bypass Used : AD - Uncredited", 13947 "Counter": "0,1,2,3", 13948 "EventCode": "0xA7", 13949 "EventName": "UNC_M3UPI_TxR_HORZ_BYPASS.AD_UNCRD", 13950 "Experimental": "1", 13951 "PerPkg": "1", 13952 "PublicDescription": "CMS Horizontal Bypass Used : AD - Uncredited : Number of packets bypassing the Horizontal Egress, broken down by ring type and CMS Agent.", 13953 "UMask": "0x1", 13954 "Unit": "M3UPI" 13955 }, 13956 { 13957 "BriefDescription": "CMS Horizontal Bypass Used : AK", 13958 "Counter": "0,1,2,3", 13959 "EventCode": "0xA7", 13960 "EventName": "UNC_M3UPI_TxR_HORZ_BYPASS.AK", 13961 "Experimental": "1", 13962 "PerPkg": "1", 13963 "PublicDescription": "CMS Horizontal Bypass Used : AK : Number of packets bypassing the Horizontal Egress, broken down by ring type and CMS Agent.", 13964 "UMask": "0x2", 13965 "Unit": "M3UPI" 13966 }, 13967 { 13968 "BriefDescription": "CMS Horizontal Bypass Used : AKC - Uncredited", 13969 "Counter": "0,1,2,3", 13970 "EventCode": "0xA7", 13971 "EventName": "UNC_M3UPI_TxR_HORZ_BYPASS.AKC_UNCRD", 13972 "Experimental": "1", 13973 "PerPkg": "1", 13974 "PublicDescription": "CMS Horizontal Bypass Used : AKC - Uncredited : Number of packets bypassing the Horizontal Egress, broken down by ring type and CMS Agent.", 13975 "UMask": "0x80", 13976 "Unit": "M3UPI" 13977 }, 13978 { 13979 "BriefDescription": "CMS Horizontal Bypass Used : BL - All", 13980 "Counter": "0,1,2,3", 13981 "EventCode": "0xA7", 13982 "EventName": "UNC_M3UPI_TxR_HORZ_BYPASS.BL_ALL", 13983 "Experimental": "1", 13984 "PerPkg": "1", 13985 "PublicDescription": "CMS Horizontal Bypass Used : BL - All : Number of packets bypassing the Horizontal Egress, broken down by ring type and CMS Agent. : All == Credited + Uncredited", 13986 "UMask": "0x44", 13987 "Unit": "M3UPI" 13988 }, 13989 { 13990 "BriefDescription": "CMS Horizontal Bypass Used : BL - Credited", 13991 "Counter": "0,1,2,3", 13992 "EventCode": "0xA7", 13993 "EventName": "UNC_M3UPI_TxR_HORZ_BYPASS.BL_CRD", 13994 "Experimental": "1", 13995 "PerPkg": "1", 13996 "PublicDescription": "CMS Horizontal Bypass Used : BL - Credited : Number of packets bypassing the Horizontal Egress, broken down by ring type and CMS Agent.", 13997 "UMask": "0x40", 13998 "Unit": "M3UPI" 13999 }, 14000 { 14001 "BriefDescription": "CMS Horizontal Bypass Used : BL - Uncredited", 14002 "Counter": "0,1,2,3", 14003 "EventCode": "0xA7", 14004 "EventName": "UNC_M3UPI_TxR_HORZ_BYPASS.BL_UNCRD", 14005 "Experimental": "1", 14006 "PerPkg": "1", 14007 "PublicDescription": "CMS Horizontal Bypass Used : BL - Uncredited : Number of packets bypassing the Horizontal Egress, broken down by ring type and CMS Agent.", 14008 "UMask": "0x4", 14009 "Unit": "M3UPI" 14010 }, 14011 { 14012 "BriefDescription": "CMS Horizontal Bypass Used : IV", 14013 "Counter": "0,1,2,3", 14014 "EventCode": "0xA7", 14015 "EventName": "UNC_M3UPI_TxR_HORZ_BYPASS.IV", 14016 "Experimental": "1", 14017 "PerPkg": "1", 14018 "PublicDescription": "CMS Horizontal Bypass Used : IV : Number of packets bypassing the Horizontal Egress, broken down by ring type and CMS Agent.", 14019 "UMask": "0x8", 14020 "Unit": "M3UPI" 14021 }, 14022 { 14023 "BriefDescription": "Cycles CMS Horizontal Egress Queue is Full : AD - All", 14024 "Counter": "0,1,2,3", 14025 "EventCode": "0xA2", 14026 "EventName": "UNC_M3UPI_TxR_HORZ_CYCLES_FULL.AD_ALL", 14027 "Experimental": "1", 14028 "PerPkg": "1", 14029 "PublicDescription": "Cycles CMS Horizontal Egress Queue is Full : AD - All : Cycles the Transgress buffers in the Common Mesh Stop are Full. The egress is used to queue up requests destined for the Horizontal Ring on the Mesh. : All == Credited + Uncredited", 14030 "UMask": "0x11", 14031 "Unit": "M3UPI" 14032 }, 14033 { 14034 "BriefDescription": "Cycles CMS Horizontal Egress Queue is Full : AD - Credited", 14035 "Counter": "0,1,2,3", 14036 "EventCode": "0xA2", 14037 "EventName": "UNC_M3UPI_TxR_HORZ_CYCLES_FULL.AD_CRD", 14038 "Experimental": "1", 14039 "PerPkg": "1", 14040 "PublicDescription": "Cycles CMS Horizontal Egress Queue is Full : AD - Credited : Cycles the Transgress buffers in the Common Mesh Stop are Full. The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.", 14041 "UMask": "0x10", 14042 "Unit": "M3UPI" 14043 }, 14044 { 14045 "BriefDescription": "Cycles CMS Horizontal Egress Queue is Full : AD - Uncredited", 14046 "Counter": "0,1,2,3", 14047 "EventCode": "0xA2", 14048 "EventName": "UNC_M3UPI_TxR_HORZ_CYCLES_FULL.AD_UNCRD", 14049 "Experimental": "1", 14050 "PerPkg": "1", 14051 "PublicDescription": "Cycles CMS Horizontal Egress Queue is Full : AD - Uncredited : Cycles the Transgress buffers in the Common Mesh Stop are Full. The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.", 14052 "UMask": "0x1", 14053 "Unit": "M3UPI" 14054 }, 14055 { 14056 "BriefDescription": "Cycles CMS Horizontal Egress Queue is Full : AK", 14057 "Counter": "0,1,2,3", 14058 "EventCode": "0xA2", 14059 "EventName": "UNC_M3UPI_TxR_HORZ_CYCLES_FULL.AK", 14060 "Experimental": "1", 14061 "PerPkg": "1", 14062 "PublicDescription": "Cycles CMS Horizontal Egress Queue is Full : AK : Cycles the Transgress buffers in the Common Mesh Stop are Full. The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.", 14063 "UMask": "0x2", 14064 "Unit": "M3UPI" 14065 }, 14066 { 14067 "BriefDescription": "Cycles CMS Horizontal Egress Queue is Full : AKC - Uncredited", 14068 "Counter": "0,1,2,3", 14069 "EventCode": "0xA2", 14070 "EventName": "UNC_M3UPI_TxR_HORZ_CYCLES_FULL.AKC_UNCRD", 14071 "Experimental": "1", 14072 "PerPkg": "1", 14073 "PublicDescription": "Cycles CMS Horizontal Egress Queue is Full : AKC - Uncredited : Cycles the Transgress buffers in the Common Mesh Stop are Full. The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.", 14074 "UMask": "0x80", 14075 "Unit": "M3UPI" 14076 }, 14077 { 14078 "BriefDescription": "Cycles CMS Horizontal Egress Queue is Full : BL - All", 14079 "Counter": "0,1,2,3", 14080 "EventCode": "0xA2", 14081 "EventName": "UNC_M3UPI_TxR_HORZ_CYCLES_FULL.BL_ALL", 14082 "Experimental": "1", 14083 "PerPkg": "1", 14084 "PublicDescription": "Cycles CMS Horizontal Egress Queue is Full : BL - All : Cycles the Transgress buffers in the Common Mesh Stop are Full. The egress is used to queue up requests destined for the Horizontal Ring on the Mesh. : All == Credited + Uncredited", 14085 "UMask": "0x44", 14086 "Unit": "M3UPI" 14087 }, 14088 { 14089 "BriefDescription": "Cycles CMS Horizontal Egress Queue is Full : BL - Credited", 14090 "Counter": "0,1,2,3", 14091 "EventCode": "0xA2", 14092 "EventName": "UNC_M3UPI_TxR_HORZ_CYCLES_FULL.BL_CRD", 14093 "Experimental": "1", 14094 "PerPkg": "1", 14095 "PublicDescription": "Cycles CMS Horizontal Egress Queue is Full : BL - Credited : Cycles the Transgress buffers in the Common Mesh Stop are Full. The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.", 14096 "UMask": "0x40", 14097 "Unit": "M3UPI" 14098 }, 14099 { 14100 "BriefDescription": "Cycles CMS Horizontal Egress Queue is Full : BL - Uncredited", 14101 "Counter": "0,1,2,3", 14102 "EventCode": "0xA2", 14103 "EventName": "UNC_M3UPI_TxR_HORZ_CYCLES_FULL.BL_UNCRD", 14104 "Experimental": "1", 14105 "PerPkg": "1", 14106 "PublicDescription": "Cycles CMS Horizontal Egress Queue is Full : BL - Uncredited : Cycles the Transgress buffers in the Common Mesh Stop are Full. The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.", 14107 "UMask": "0x4", 14108 "Unit": "M3UPI" 14109 }, 14110 { 14111 "BriefDescription": "Cycles CMS Horizontal Egress Queue is Full : IV", 14112 "Counter": "0,1,2,3", 14113 "EventCode": "0xA2", 14114 "EventName": "UNC_M3UPI_TxR_HORZ_CYCLES_FULL.IV", 14115 "Experimental": "1", 14116 "PerPkg": "1", 14117 "PublicDescription": "Cycles CMS Horizontal Egress Queue is Full : IV : Cycles the Transgress buffers in the Common Mesh Stop are Full. The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.", 14118 "UMask": "0x8", 14119 "Unit": "M3UPI" 14120 }, 14121 { 14122 "BriefDescription": "Cycles CMS Horizontal Egress Queue is Not Empty : AD - All", 14123 "Counter": "0,1,2,3", 14124 "EventCode": "0xA3", 14125 "EventName": "UNC_M3UPI_TxR_HORZ_CYCLES_NE.AD_ALL", 14126 "Experimental": "1", 14127 "PerPkg": "1", 14128 "PublicDescription": "Cycles CMS Horizontal Egress Queue is Not Empty : AD - All : Cycles the Transgress buffers in the Common Mesh Stop are Not-Empty. The egress is used to queue up requests destined for the Horizontal Ring on the Mesh. : All == Credited + Uncredited", 14129 "UMask": "0x11", 14130 "Unit": "M3UPI" 14131 }, 14132 { 14133 "BriefDescription": "Cycles CMS Horizontal Egress Queue is Not Empty : AD - Credited", 14134 "Counter": "0,1,2,3", 14135 "EventCode": "0xA3", 14136 "EventName": "UNC_M3UPI_TxR_HORZ_CYCLES_NE.AD_CRD", 14137 "Experimental": "1", 14138 "PerPkg": "1", 14139 "PublicDescription": "Cycles CMS Horizontal Egress Queue is Not Empty : AD - Credited : Cycles the Transgress buffers in the Common Mesh Stop are Not-Empty. The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.", 14140 "UMask": "0x10", 14141 "Unit": "M3UPI" 14142 }, 14143 { 14144 "BriefDescription": "Cycles CMS Horizontal Egress Queue is Not Empty : AD - Uncredited", 14145 "Counter": "0,1,2,3", 14146 "EventCode": "0xA3", 14147 "EventName": "UNC_M3UPI_TxR_HORZ_CYCLES_NE.AD_UNCRD", 14148 "Experimental": "1", 14149 "PerPkg": "1", 14150 "PublicDescription": "Cycles CMS Horizontal Egress Queue is Not Empty : AD - Uncredited : Cycles the Transgress buffers in the Common Mesh Stop are Not-Empty. The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.", 14151 "UMask": "0x1", 14152 "Unit": "M3UPI" 14153 }, 14154 { 14155 "BriefDescription": "Cycles CMS Horizontal Egress Queue is Not Empty : AK", 14156 "Counter": "0,1,2,3", 14157 "EventCode": "0xA3", 14158 "EventName": "UNC_M3UPI_TxR_HORZ_CYCLES_NE.AK", 14159 "Experimental": "1", 14160 "PerPkg": "1", 14161 "PublicDescription": "Cycles CMS Horizontal Egress Queue is Not Empty : AK : Cycles the Transgress buffers in the Common Mesh Stop are Not-Empty. The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.", 14162 "UMask": "0x2", 14163 "Unit": "M3UPI" 14164 }, 14165 { 14166 "BriefDescription": "Cycles CMS Horizontal Egress Queue is Not Empty : AKC - Uncredited", 14167 "Counter": "0,1,2,3", 14168 "EventCode": "0xA3", 14169 "EventName": "UNC_M3UPI_TxR_HORZ_CYCLES_NE.AKC_UNCRD", 14170 "Experimental": "1", 14171 "PerPkg": "1", 14172 "PublicDescription": "Cycles CMS Horizontal Egress Queue is Not Empty : AKC - Uncredited : Cycles the Transgress buffers in the Common Mesh Stop are Not-Empty. The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.", 14173 "UMask": "0x80", 14174 "Unit": "M3UPI" 14175 }, 14176 { 14177 "BriefDescription": "Cycles CMS Horizontal Egress Queue is Not Empty : BL - All", 14178 "Counter": "0,1,2,3", 14179 "EventCode": "0xA3", 14180 "EventName": "UNC_M3UPI_TxR_HORZ_CYCLES_NE.BL_ALL", 14181 "Experimental": "1", 14182 "PerPkg": "1", 14183 "PublicDescription": "Cycles CMS Horizontal Egress Queue is Not Empty : BL - All : Cycles the Transgress buffers in the Common Mesh Stop are Not-Empty. The egress is used to queue up requests destined for the Horizontal Ring on the Mesh. : All == Credited + Uncredited", 14184 "UMask": "0x44", 14185 "Unit": "M3UPI" 14186 }, 14187 { 14188 "BriefDescription": "Cycles CMS Horizontal Egress Queue is Not Empty : BL - Credited", 14189 "Counter": "0,1,2,3", 14190 "EventCode": "0xA3", 14191 "EventName": "UNC_M3UPI_TxR_HORZ_CYCLES_NE.BL_CRD", 14192 "Experimental": "1", 14193 "PerPkg": "1", 14194 "PublicDescription": "Cycles CMS Horizontal Egress Queue is Not Empty : BL - Credited : Cycles the Transgress buffers in the Common Mesh Stop are Not-Empty. The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.", 14195 "UMask": "0x40", 14196 "Unit": "M3UPI" 14197 }, 14198 { 14199 "BriefDescription": "Cycles CMS Horizontal Egress Queue is Not Empty : BL - Uncredited", 14200 "Counter": "0,1,2,3", 14201 "EventCode": "0xA3", 14202 "EventName": "UNC_M3UPI_TxR_HORZ_CYCLES_NE.BL_UNCRD", 14203 "Experimental": "1", 14204 "PerPkg": "1", 14205 "PublicDescription": "Cycles CMS Horizontal Egress Queue is Not Empty : BL - Uncredited : Cycles the Transgress buffers in the Common Mesh Stop are Not-Empty. The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.", 14206 "UMask": "0x4", 14207 "Unit": "M3UPI" 14208 }, 14209 { 14210 "BriefDescription": "Cycles CMS Horizontal Egress Queue is Not Empty : IV", 14211 "Counter": "0,1,2,3", 14212 "EventCode": "0xA3", 14213 "EventName": "UNC_M3UPI_TxR_HORZ_CYCLES_NE.IV", 14214 "Experimental": "1", 14215 "PerPkg": "1", 14216 "PublicDescription": "Cycles CMS Horizontal Egress Queue is Not Empty : IV : Cycles the Transgress buffers in the Common Mesh Stop are Not-Empty. The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.", 14217 "UMask": "0x8", 14218 "Unit": "M3UPI" 14219 }, 14220 { 14221 "BriefDescription": "CMS Horizontal Egress Inserts : AD - All", 14222 "Counter": "0,1,2,3", 14223 "EventCode": "0xA1", 14224 "EventName": "UNC_M3UPI_TxR_HORZ_INSERTS.AD_ALL", 14225 "Experimental": "1", 14226 "PerPkg": "1", 14227 "PublicDescription": "CMS Horizontal Egress Inserts : AD - All : Number of allocations into the Transgress buffers in the Common Mesh Stop The egress is used to queue up requests destined for the Horizontal Ring on the Mesh. : All == Credited + Uncredited", 14228 "UMask": "0x11", 14229 "Unit": "M3UPI" 14230 }, 14231 { 14232 "BriefDescription": "CMS Horizontal Egress Inserts : AD - Credited", 14233 "Counter": "0,1,2,3", 14234 "EventCode": "0xA1", 14235 "EventName": "UNC_M3UPI_TxR_HORZ_INSERTS.AD_CRD", 14236 "Experimental": "1", 14237 "PerPkg": "1", 14238 "PublicDescription": "CMS Horizontal Egress Inserts : AD - Credited : Number of allocations into the Transgress buffers in the Common Mesh Stop The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.", 14239 "UMask": "0x10", 14240 "Unit": "M3UPI" 14241 }, 14242 { 14243 "BriefDescription": "CMS Horizontal Egress Inserts : AD - Uncredited", 14244 "Counter": "0,1,2,3", 14245 "EventCode": "0xA1", 14246 "EventName": "UNC_M3UPI_TxR_HORZ_INSERTS.AD_UNCRD", 14247 "Experimental": "1", 14248 "PerPkg": "1", 14249 "PublicDescription": "CMS Horizontal Egress Inserts : AD - Uncredited : Number of allocations into the Transgress buffers in the Common Mesh Stop The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.", 14250 "UMask": "0x1", 14251 "Unit": "M3UPI" 14252 }, 14253 { 14254 "BriefDescription": "CMS Horizontal Egress Inserts : AK", 14255 "Counter": "0,1,2,3", 14256 "EventCode": "0xA1", 14257 "EventName": "UNC_M3UPI_TxR_HORZ_INSERTS.AK", 14258 "Experimental": "1", 14259 "PerPkg": "1", 14260 "PublicDescription": "CMS Horizontal Egress Inserts : AK : Number of allocations into the Transgress buffers in the Common Mesh Stop The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.", 14261 "UMask": "0x2", 14262 "Unit": "M3UPI" 14263 }, 14264 { 14265 "BriefDescription": "CMS Horizontal Egress Inserts : AKC - Uncredited", 14266 "Counter": "0,1,2,3", 14267 "EventCode": "0xA1", 14268 "EventName": "UNC_M3UPI_TxR_HORZ_INSERTS.AKC_UNCRD", 14269 "Experimental": "1", 14270 "PerPkg": "1", 14271 "PublicDescription": "CMS Horizontal Egress Inserts : AKC - Uncredited : Number of allocations into the Transgress buffers in the Common Mesh Stop The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.", 14272 "UMask": "0x80", 14273 "Unit": "M3UPI" 14274 }, 14275 { 14276 "BriefDescription": "CMS Horizontal Egress Inserts : BL - All", 14277 "Counter": "0,1,2,3", 14278 "EventCode": "0xA1", 14279 "EventName": "UNC_M3UPI_TxR_HORZ_INSERTS.BL_ALL", 14280 "Experimental": "1", 14281 "PerPkg": "1", 14282 "PublicDescription": "CMS Horizontal Egress Inserts : BL - All : Number of allocations into the Transgress buffers in the Common Mesh Stop The egress is used to queue up requests destined for the Horizontal Ring on the Mesh. : All == Credited + Uncredited", 14283 "UMask": "0x44", 14284 "Unit": "M3UPI" 14285 }, 14286 { 14287 "BriefDescription": "CMS Horizontal Egress Inserts : BL - Credited", 14288 "Counter": "0,1,2,3", 14289 "EventCode": "0xA1", 14290 "EventName": "UNC_M3UPI_TxR_HORZ_INSERTS.BL_CRD", 14291 "Experimental": "1", 14292 "PerPkg": "1", 14293 "PublicDescription": "CMS Horizontal Egress Inserts : BL - Credited : Number of allocations into the Transgress buffers in the Common Mesh Stop The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.", 14294 "UMask": "0x40", 14295 "Unit": "M3UPI" 14296 }, 14297 { 14298 "BriefDescription": "CMS Horizontal Egress Inserts : BL - Uncredited", 14299 "Counter": "0,1,2,3", 14300 "EventCode": "0xA1", 14301 "EventName": "UNC_M3UPI_TxR_HORZ_INSERTS.BL_UNCRD", 14302 "Experimental": "1", 14303 "PerPkg": "1", 14304 "PublicDescription": "CMS Horizontal Egress Inserts : BL - Uncredited : Number of allocations into the Transgress buffers in the Common Mesh Stop The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.", 14305 "UMask": "0x4", 14306 "Unit": "M3UPI" 14307 }, 14308 { 14309 "BriefDescription": "CMS Horizontal Egress Inserts : IV", 14310 "Counter": "0,1,2,3", 14311 "EventCode": "0xA1", 14312 "EventName": "UNC_M3UPI_TxR_HORZ_INSERTS.IV", 14313 "Experimental": "1", 14314 "PerPkg": "1", 14315 "PublicDescription": "CMS Horizontal Egress Inserts : IV : Number of allocations into the Transgress buffers in the Common Mesh Stop The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.", 14316 "UMask": "0x8", 14317 "Unit": "M3UPI" 14318 }, 14319 { 14320 "BriefDescription": "CMS Horizontal Egress NACKs : AD - All", 14321 "Counter": "0,1,2,3", 14322 "EventCode": "0xA4", 14323 "EventName": "UNC_M3UPI_TxR_HORZ_NACK.AD_ALL", 14324 "Experimental": "1", 14325 "PerPkg": "1", 14326 "PublicDescription": "CMS Horizontal Egress NACKs : AD - All : Counts number of Egress packets NACK'ed on to the Horizontal Ring : All == Credited + Uncredited", 14327 "UMask": "0x11", 14328 "Unit": "M3UPI" 14329 }, 14330 { 14331 "BriefDescription": "CMS Horizontal Egress NACKs : AD - Credited", 14332 "Counter": "0,1,2,3", 14333 "EventCode": "0xA4", 14334 "EventName": "UNC_M3UPI_TxR_HORZ_NACK.AD_CRD", 14335 "Experimental": "1", 14336 "PerPkg": "1", 14337 "PublicDescription": "CMS Horizontal Egress NACKs : AD - Credited : Counts number of Egress packets NACK'ed on to the Horizontal Ring", 14338 "UMask": "0x10", 14339 "Unit": "M3UPI" 14340 }, 14341 { 14342 "BriefDescription": "CMS Horizontal Egress NACKs : AD - Uncredited", 14343 "Counter": "0,1,2,3", 14344 "EventCode": "0xA4", 14345 "EventName": "UNC_M3UPI_TxR_HORZ_NACK.AD_UNCRD", 14346 "Experimental": "1", 14347 "PerPkg": "1", 14348 "PublicDescription": "CMS Horizontal Egress NACKs : AD - Uncredited : Counts number of Egress packets NACK'ed on to the Horizontal Ring", 14349 "UMask": "0x1", 14350 "Unit": "M3UPI" 14351 }, 14352 { 14353 "BriefDescription": "CMS Horizontal Egress NACKs : AK", 14354 "Counter": "0,1,2,3", 14355 "EventCode": "0xA4", 14356 "EventName": "UNC_M3UPI_TxR_HORZ_NACK.AK", 14357 "Experimental": "1", 14358 "PerPkg": "1", 14359 "PublicDescription": "CMS Horizontal Egress NACKs : AK : Counts number of Egress packets NACK'ed on to the Horizontal Ring", 14360 "UMask": "0x2", 14361 "Unit": "M3UPI" 14362 }, 14363 { 14364 "BriefDescription": "CMS Horizontal Egress NACKs : AKC - Uncredited", 14365 "Counter": "0,1,2,3", 14366 "EventCode": "0xA4", 14367 "EventName": "UNC_M3UPI_TxR_HORZ_NACK.AKC_UNCRD", 14368 "Experimental": "1", 14369 "PerPkg": "1", 14370 "PublicDescription": "CMS Horizontal Egress NACKs : AKC - Uncredited : Counts number of Egress packets NACK'ed on to the Horizontal Ring", 14371 "UMask": "0x80", 14372 "Unit": "M3UPI" 14373 }, 14374 { 14375 "BriefDescription": "CMS Horizontal Egress NACKs : BL - All", 14376 "Counter": "0,1,2,3", 14377 "EventCode": "0xA4", 14378 "EventName": "UNC_M3UPI_TxR_HORZ_NACK.BL_ALL", 14379 "Experimental": "1", 14380 "PerPkg": "1", 14381 "PublicDescription": "CMS Horizontal Egress NACKs : BL - All : Counts number of Egress packets NACK'ed on to the Horizontal Ring : All == Credited + Uncredited", 14382 "UMask": "0x44", 14383 "Unit": "M3UPI" 14384 }, 14385 { 14386 "BriefDescription": "CMS Horizontal Egress NACKs : BL - Credited", 14387 "Counter": "0,1,2,3", 14388 "EventCode": "0xA4", 14389 "EventName": "UNC_M3UPI_TxR_HORZ_NACK.BL_CRD", 14390 "Experimental": "1", 14391 "PerPkg": "1", 14392 "PublicDescription": "CMS Horizontal Egress NACKs : BL - Credited : Counts number of Egress packets NACK'ed on to the Horizontal Ring", 14393 "UMask": "0x40", 14394 "Unit": "M3UPI" 14395 }, 14396 { 14397 "BriefDescription": "CMS Horizontal Egress NACKs : BL - Uncredited", 14398 "Counter": "0,1,2,3", 14399 "EventCode": "0xA4", 14400 "EventName": "UNC_M3UPI_TxR_HORZ_NACK.BL_UNCRD", 14401 "Experimental": "1", 14402 "PerPkg": "1", 14403 "PublicDescription": "CMS Horizontal Egress NACKs : BL - Uncredited : Counts number of Egress packets NACK'ed on to the Horizontal Ring", 14404 "UMask": "0x4", 14405 "Unit": "M3UPI" 14406 }, 14407 { 14408 "BriefDescription": "CMS Horizontal Egress NACKs : IV", 14409 "Counter": "0,1,2,3", 14410 "EventCode": "0xA4", 14411 "EventName": "UNC_M3UPI_TxR_HORZ_NACK.IV", 14412 "Experimental": "1", 14413 "PerPkg": "1", 14414 "PublicDescription": "CMS Horizontal Egress NACKs : IV : Counts number of Egress packets NACK'ed on to the Horizontal Ring", 14415 "UMask": "0x8", 14416 "Unit": "M3UPI" 14417 }, 14418 { 14419 "BriefDescription": "CMS Horizontal Egress Occupancy : AD - All", 14420 "Counter": "0,1,2,3", 14421 "EventCode": "0xA0", 14422 "EventName": "UNC_M3UPI_TxR_HORZ_OCCUPANCY.AD_ALL", 14423 "Experimental": "1", 14424 "PerPkg": "1", 14425 "PublicDescription": "CMS Horizontal Egress Occupancy : AD - All : Occupancy event for the Transgress buffers in the Common Mesh Stop The egress is used to queue up requests destined for the Horizontal Ring on the Mesh. : All == Credited + Uncredited", 14426 "UMask": "0x11", 14427 "Unit": "M3UPI" 14428 }, 14429 { 14430 "BriefDescription": "CMS Horizontal Egress Occupancy : AD - Credited", 14431 "Counter": "0,1,2,3", 14432 "EventCode": "0xA0", 14433 "EventName": "UNC_M3UPI_TxR_HORZ_OCCUPANCY.AD_CRD", 14434 "Experimental": "1", 14435 "PerPkg": "1", 14436 "PublicDescription": "CMS Horizontal Egress Occupancy : AD - Credited : Occupancy event for the Transgress buffers in the Common Mesh Stop The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.", 14437 "UMask": "0x10", 14438 "Unit": "M3UPI" 14439 }, 14440 { 14441 "BriefDescription": "CMS Horizontal Egress Occupancy : AD - Uncredited", 14442 "Counter": "0,1,2,3", 14443 "EventCode": "0xA0", 14444 "EventName": "UNC_M3UPI_TxR_HORZ_OCCUPANCY.AD_UNCRD", 14445 "Experimental": "1", 14446 "PerPkg": "1", 14447 "PublicDescription": "CMS Horizontal Egress Occupancy : AD - Uncredited : Occupancy event for the Transgress buffers in the Common Mesh Stop The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.", 14448 "UMask": "0x1", 14449 "Unit": "M3UPI" 14450 }, 14451 { 14452 "BriefDescription": "CMS Horizontal Egress Occupancy : AK", 14453 "Counter": "0,1,2,3", 14454 "EventCode": "0xA0", 14455 "EventName": "UNC_M3UPI_TxR_HORZ_OCCUPANCY.AK", 14456 "Experimental": "1", 14457 "PerPkg": "1", 14458 "PublicDescription": "CMS Horizontal Egress Occupancy : AK : Occupancy event for the Transgress buffers in the Common Mesh Stop The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.", 14459 "UMask": "0x2", 14460 "Unit": "M3UPI" 14461 }, 14462 { 14463 "BriefDescription": "CMS Horizontal Egress Occupancy : AKC - Uncredited", 14464 "Counter": "0,1,2,3", 14465 "EventCode": "0xA0", 14466 "EventName": "UNC_M3UPI_TxR_HORZ_OCCUPANCY.AKC_UNCRD", 14467 "Experimental": "1", 14468 "PerPkg": "1", 14469 "PublicDescription": "CMS Horizontal Egress Occupancy : AKC - Uncredited : Occupancy event for the Transgress buffers in the Common Mesh Stop The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.", 14470 "UMask": "0x80", 14471 "Unit": "M3UPI" 14472 }, 14473 { 14474 "BriefDescription": "CMS Horizontal Egress Occupancy : BL - All", 14475 "Counter": "0,1,2,3", 14476 "EventCode": "0xA0", 14477 "EventName": "UNC_M3UPI_TxR_HORZ_OCCUPANCY.BL_ALL", 14478 "Experimental": "1", 14479 "PerPkg": "1", 14480 "PublicDescription": "CMS Horizontal Egress Occupancy : BL - All : Occupancy event for the Transgress buffers in the Common Mesh Stop The egress is used to queue up requests destined for the Horizontal Ring on the Mesh. : All == Credited + Uncredited", 14481 "UMask": "0x44", 14482 "Unit": "M3UPI" 14483 }, 14484 { 14485 "BriefDescription": "CMS Horizontal Egress Occupancy : BL - Credited", 14486 "Counter": "0,1,2,3", 14487 "EventCode": "0xA0", 14488 "EventName": "UNC_M3UPI_TxR_HORZ_OCCUPANCY.BL_CRD", 14489 "Experimental": "1", 14490 "PerPkg": "1", 14491 "PublicDescription": "CMS Horizontal Egress Occupancy : BL - Credited : Occupancy event for the Transgress buffers in the Common Mesh Stop The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.", 14492 "UMask": "0x40", 14493 "Unit": "M3UPI" 14494 }, 14495 { 14496 "BriefDescription": "CMS Horizontal Egress Occupancy : BL - Uncredited", 14497 "Counter": "0,1,2,3", 14498 "EventCode": "0xA0", 14499 "EventName": "UNC_M3UPI_TxR_HORZ_OCCUPANCY.BL_UNCRD", 14500 "Experimental": "1", 14501 "PerPkg": "1", 14502 "PublicDescription": "CMS Horizontal Egress Occupancy : BL - Uncredited : Occupancy event for the Transgress buffers in the Common Mesh Stop The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.", 14503 "UMask": "0x4", 14504 "Unit": "M3UPI" 14505 }, 14506 { 14507 "BriefDescription": "CMS Horizontal Egress Occupancy : IV", 14508 "Counter": "0,1,2,3", 14509 "EventCode": "0xA0", 14510 "EventName": "UNC_M3UPI_TxR_HORZ_OCCUPANCY.IV", 14511 "Experimental": "1", 14512 "PerPkg": "1", 14513 "PublicDescription": "CMS Horizontal Egress Occupancy : IV : Occupancy event for the Transgress buffers in the Common Mesh Stop The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.", 14514 "UMask": "0x8", 14515 "Unit": "M3UPI" 14516 }, 14517 { 14518 "BriefDescription": "CMS Horizontal Egress Injection Starvation : AD - All", 14519 "Counter": "0,1,2,3", 14520 "EventCode": "0xA5", 14521 "EventName": "UNC_M3UPI_TxR_HORZ_STARVED.AD_ALL", 14522 "Experimental": "1", 14523 "PerPkg": "1", 14524 "PublicDescription": "CMS Horizontal Egress Injection Starvation : AD - All : Counts injection starvation. This starvation is triggered when the CMS Transgress buffer cannot send a transaction onto the Horizontal ring for a long period of time. : All == Credited + Uncredited", 14525 "UMask": "0x1", 14526 "Unit": "M3UPI" 14527 }, 14528 { 14529 "BriefDescription": "CMS Horizontal Egress Injection Starvation : AD - Uncredited", 14530 "Counter": "0,1,2,3", 14531 "EventCode": "0xA5", 14532 "EventName": "UNC_M3UPI_TxR_HORZ_STARVED.AD_UNCRD", 14533 "Experimental": "1", 14534 "PerPkg": "1", 14535 "PublicDescription": "CMS Horizontal Egress Injection Starvation : AD - Uncredited : Counts injection starvation. This starvation is triggered when the CMS Transgress buffer cannot send a transaction onto the Horizontal ring for a long period of time.", 14536 "UMask": "0x1", 14537 "Unit": "M3UPI" 14538 }, 14539 { 14540 "BriefDescription": "CMS Horizontal Egress Injection Starvation : AK", 14541 "Counter": "0,1,2,3", 14542 "EventCode": "0xA5", 14543 "EventName": "UNC_M3UPI_TxR_HORZ_STARVED.AK", 14544 "Experimental": "1", 14545 "PerPkg": "1", 14546 "PublicDescription": "CMS Horizontal Egress Injection Starvation : AK : Counts injection starvation. This starvation is triggered when the CMS Transgress buffer cannot send a transaction onto the Horizontal ring for a long period of time.", 14547 "UMask": "0x2", 14548 "Unit": "M3UPI" 14549 }, 14550 { 14551 "BriefDescription": "CMS Horizontal Egress Injection Starvation : AKC - Uncredited", 14552 "Counter": "0,1,2,3", 14553 "EventCode": "0xA5", 14554 "EventName": "UNC_M3UPI_TxR_HORZ_STARVED.AKC_UNCRD", 14555 "Experimental": "1", 14556 "PerPkg": "1", 14557 "PublicDescription": "CMS Horizontal Egress Injection Starvation : AKC - Uncredited : Counts injection starvation. This starvation is triggered when the CMS Transgress buffer cannot send a transaction onto the Horizontal ring for a long period of time.", 14558 "UMask": "0x80", 14559 "Unit": "M3UPI" 14560 }, 14561 { 14562 "BriefDescription": "CMS Horizontal Egress Injection Starvation : BL - All", 14563 "Counter": "0,1,2,3", 14564 "EventCode": "0xA5", 14565 "EventName": "UNC_M3UPI_TxR_HORZ_STARVED.BL_ALL", 14566 "Experimental": "1", 14567 "PerPkg": "1", 14568 "PublicDescription": "CMS Horizontal Egress Injection Starvation : BL - All : Counts injection starvation. This starvation is triggered when the CMS Transgress buffer cannot send a transaction onto the Horizontal ring for a long period of time. : All == Credited + Uncredited", 14569 "UMask": "0x4", 14570 "Unit": "M3UPI" 14571 }, 14572 { 14573 "BriefDescription": "CMS Horizontal Egress Injection Starvation : BL - Uncredited", 14574 "Counter": "0,1,2,3", 14575 "EventCode": "0xA5", 14576 "EventName": "UNC_M3UPI_TxR_HORZ_STARVED.BL_UNCRD", 14577 "Experimental": "1", 14578 "PerPkg": "1", 14579 "PublicDescription": "CMS Horizontal Egress Injection Starvation : BL - Uncredited : Counts injection starvation. This starvation is triggered when the CMS Transgress buffer cannot send a transaction onto the Horizontal ring for a long period of time.", 14580 "UMask": "0x4", 14581 "Unit": "M3UPI" 14582 }, 14583 { 14584 "BriefDescription": "CMS Horizontal Egress Injection Starvation : IV", 14585 "Counter": "0,1,2,3", 14586 "EventCode": "0xA5", 14587 "EventName": "UNC_M3UPI_TxR_HORZ_STARVED.IV", 14588 "Experimental": "1", 14589 "PerPkg": "1", 14590 "PublicDescription": "CMS Horizontal Egress Injection Starvation : IV : Counts injection starvation. This starvation is triggered when the CMS Transgress buffer cannot send a transaction onto the Horizontal ring for a long period of time.", 14591 "UMask": "0x8", 14592 "Unit": "M3UPI" 14593 }, 14594 { 14595 "BriefDescription": "CMS Vertical ADS Used : AD - Agent 0", 14596 "Counter": "0,1,2,3", 14597 "EventCode": "0x9C", 14598 "EventName": "UNC_M3UPI_TxR_VERT_ADS_USED.AD_AG0", 14599 "Experimental": "1", 14600 "PerPkg": "1", 14601 "PublicDescription": "CMS Vertical ADS Used : AD - Agent 0 : Number of packets using the Vertical Anti-Deadlock Slot, broken down by ring type and CMS Agent.", 14602 "UMask": "0x1", 14603 "Unit": "M3UPI" 14604 }, 14605 { 14606 "BriefDescription": "CMS Vertical ADS Used : AD - Agent 1", 14607 "Counter": "0,1,2,3", 14608 "EventCode": "0x9C", 14609 "EventName": "UNC_M3UPI_TxR_VERT_ADS_USED.AD_AG1", 14610 "Experimental": "1", 14611 "PerPkg": "1", 14612 "PublicDescription": "CMS Vertical ADS Used : AD - Agent 1 : Number of packets using the Vertical Anti-Deadlock Slot, broken down by ring type and CMS Agent.", 14613 "UMask": "0x10", 14614 "Unit": "M3UPI" 14615 }, 14616 { 14617 "BriefDescription": "CMS Vertical ADS Used : BL - Agent 0", 14618 "Counter": "0,1,2,3", 14619 "EventCode": "0x9C", 14620 "EventName": "UNC_M3UPI_TxR_VERT_ADS_USED.BL_AG0", 14621 "Experimental": "1", 14622 "PerPkg": "1", 14623 "PublicDescription": "CMS Vertical ADS Used : BL - Agent 0 : Number of packets using the Vertical Anti-Deadlock Slot, broken down by ring type and CMS Agent.", 14624 "UMask": "0x4", 14625 "Unit": "M3UPI" 14626 }, 14627 { 14628 "BriefDescription": "CMS Vertical ADS Used : BL - Agent 1", 14629 "Counter": "0,1,2,3", 14630 "EventCode": "0x9C", 14631 "EventName": "UNC_M3UPI_TxR_VERT_ADS_USED.BL_AG1", 14632 "Experimental": "1", 14633 "PerPkg": "1", 14634 "PublicDescription": "CMS Vertical ADS Used : BL - Agent 1 : Number of packets using the Vertical Anti-Deadlock Slot, broken down by ring type and CMS Agent.", 14635 "UMask": "0x40", 14636 "Unit": "M3UPI" 14637 }, 14638 { 14639 "BriefDescription": "CMS Vertical ADS Used : AD - Agent 0", 14640 "Counter": "0,1,2,3", 14641 "EventCode": "0x9D", 14642 "EventName": "UNC_M3UPI_TxR_VERT_BYPASS.AD_AG0", 14643 "Experimental": "1", 14644 "PerPkg": "1", 14645 "PublicDescription": "CMS Vertical ADS Used : AD - Agent 0 : Number of packets bypassing the Vertical Egress, broken down by ring type and CMS Agent.", 14646 "UMask": "0x1", 14647 "Unit": "M3UPI" 14648 }, 14649 { 14650 "BriefDescription": "CMS Vertical ADS Used : AD - Agent 1", 14651 "Counter": "0,1,2,3", 14652 "EventCode": "0x9D", 14653 "EventName": "UNC_M3UPI_TxR_VERT_BYPASS.AD_AG1", 14654 "Experimental": "1", 14655 "PerPkg": "1", 14656 "PublicDescription": "CMS Vertical ADS Used : AD - Agent 1 : Number of packets bypassing the Vertical Egress, broken down by ring type and CMS Agent.", 14657 "UMask": "0x10", 14658 "Unit": "M3UPI" 14659 }, 14660 { 14661 "BriefDescription": "CMS Vertical ADS Used : AK - Agent 0", 14662 "Counter": "0,1,2,3", 14663 "EventCode": "0x9D", 14664 "EventName": "UNC_M3UPI_TxR_VERT_BYPASS.AK_AG0", 14665 "Experimental": "1", 14666 "PerPkg": "1", 14667 "PublicDescription": "CMS Vertical ADS Used : AK - Agent 0 : Number of packets bypassing the Vertical Egress, broken down by ring type and CMS Agent.", 14668 "UMask": "0x2", 14669 "Unit": "M3UPI" 14670 }, 14671 { 14672 "BriefDescription": "CMS Vertical ADS Used : AK - Agent 1", 14673 "Counter": "0,1,2,3", 14674 "EventCode": "0x9D", 14675 "EventName": "UNC_M3UPI_TxR_VERT_BYPASS.AK_AG1", 14676 "Experimental": "1", 14677 "PerPkg": "1", 14678 "PublicDescription": "CMS Vertical ADS Used : AK - Agent 1 : Number of packets bypassing the Vertical Egress, broken down by ring type and CMS Agent.", 14679 "UMask": "0x20", 14680 "Unit": "M3UPI" 14681 }, 14682 { 14683 "BriefDescription": "CMS Vertical ADS Used : BL - Agent 0", 14684 "Counter": "0,1,2,3", 14685 "EventCode": "0x9D", 14686 "EventName": "UNC_M3UPI_TxR_VERT_BYPASS.BL_AG0", 14687 "Experimental": "1", 14688 "PerPkg": "1", 14689 "PublicDescription": "CMS Vertical ADS Used : BL - Agent 0 : Number of packets bypassing the Vertical Egress, broken down by ring type and CMS Agent.", 14690 "UMask": "0x4", 14691 "Unit": "M3UPI" 14692 }, 14693 { 14694 "BriefDescription": "CMS Vertical ADS Used : BL - Agent 1", 14695 "Counter": "0,1,2,3", 14696 "EventCode": "0x9D", 14697 "EventName": "UNC_M3UPI_TxR_VERT_BYPASS.BL_AG1", 14698 "Experimental": "1", 14699 "PerPkg": "1", 14700 "PublicDescription": "CMS Vertical ADS Used : BL - Agent 1 : Number of packets bypassing the Vertical Egress, broken down by ring type and CMS Agent.", 14701 "UMask": "0x40", 14702 "Unit": "M3UPI" 14703 }, 14704 { 14705 "BriefDescription": "CMS Vertical ADS Used : IV - Agent 1", 14706 "Counter": "0,1,2,3", 14707 "EventCode": "0x9D", 14708 "EventName": "UNC_M3UPI_TxR_VERT_BYPASS.IV_AG1", 14709 "Experimental": "1", 14710 "PerPkg": "1", 14711 "PublicDescription": "CMS Vertical ADS Used : IV - Agent 1 : Number of packets bypassing the Vertical Egress, broken down by ring type and CMS Agent.", 14712 "UMask": "0x8", 14713 "Unit": "M3UPI" 14714 }, 14715 { 14716 "BriefDescription": "CMS Vertical ADS Used : AKC - Agent 0", 14717 "Counter": "0,1,2,3", 14718 "EventCode": "0x9E", 14719 "EventName": "UNC_M3UPI_TxR_VERT_BYPASS_1.AKC_AG0", 14720 "Experimental": "1", 14721 "PerPkg": "1", 14722 "PublicDescription": "CMS Vertical ADS Used : AKC - Agent 0 : Number of packets bypassing the Vertical Egress, broken down by ring type and CMS Agent.", 14723 "UMask": "0x1", 14724 "Unit": "M3UPI" 14725 }, 14726 { 14727 "BriefDescription": "CMS Vertical ADS Used : AKC - Agent 1", 14728 "Counter": "0,1,2,3", 14729 "EventCode": "0x9E", 14730 "EventName": "UNC_M3UPI_TxR_VERT_BYPASS_1.AKC_AG1", 14731 "Experimental": "1", 14732 "PerPkg": "1", 14733 "PublicDescription": "CMS Vertical ADS Used : AKC - Agent 1 : Number of packets bypassing the Vertical Egress, broken down by ring type and CMS Agent.", 14734 "UMask": "0x2", 14735 "Unit": "M3UPI" 14736 }, 14737 { 14738 "BriefDescription": "Cycles CMS Vertical Egress Queue Is Full : AD - Agent 0", 14739 "Counter": "0,1,2,3", 14740 "EventCode": "0x94", 14741 "EventName": "UNC_M3UPI_TxR_VERT_CYCLES_FULL0.AD_AG0", 14742 "Experimental": "1", 14743 "PerPkg": "1", 14744 "PublicDescription": "Cycles CMS Vertical Egress Queue Is Full : AD - Agent 0 : Number of cycles the Common Mesh Stop Egress was Not Full. The Egress is used to queue up requests destined for the Vertical Ring on the Mesh. : Ring transactions from Agent 0 destined for the AD ring. Some example include outbound requests, snoop requests, and snoop responses.", 14745 "UMask": "0x1", 14746 "Unit": "M3UPI" 14747 }, 14748 { 14749 "BriefDescription": "Cycles CMS Vertical Egress Queue Is Full : AD - Agent 1", 14750 "Counter": "0,1,2,3", 14751 "EventCode": "0x94", 14752 "EventName": "UNC_M3UPI_TxR_VERT_CYCLES_FULL0.AD_AG1", 14753 "Experimental": "1", 14754 "PerPkg": "1", 14755 "PublicDescription": "Cycles CMS Vertical Egress Queue Is Full : AD - Agent 1 : Number of cycles the Common Mesh Stop Egress was Not Full. The Egress is used to queue up requests destined for the Vertical Ring on the Mesh. : Ring transactions from Agent 1 destined for the AD ring. This is commonly used for outbound requests.", 14756 "UMask": "0x10", 14757 "Unit": "M3UPI" 14758 }, 14759 { 14760 "BriefDescription": "Cycles CMS Vertical Egress Queue Is Full : AK - Agent 0", 14761 "Counter": "0,1,2,3", 14762 "EventCode": "0x94", 14763 "EventName": "UNC_M3UPI_TxR_VERT_CYCLES_FULL0.AK_AG0", 14764 "Experimental": "1", 14765 "PerPkg": "1", 14766 "PublicDescription": "Cycles CMS Vertical Egress Queue Is Full : AK - Agent 0 : Number of cycles the Common Mesh Stop Egress was Not Full. The Egress is used to queue up requests destined for the Vertical Ring on the Mesh. : Ring transactions from Agent 0 destined for the AK ring. This is commonly used for credit returns and GO responses.", 14767 "UMask": "0x2", 14768 "Unit": "M3UPI" 14769 }, 14770 { 14771 "BriefDescription": "Cycles CMS Vertical Egress Queue Is Full : AK - Agent 1", 14772 "Counter": "0,1,2,3", 14773 "EventCode": "0x94", 14774 "EventName": "UNC_M3UPI_TxR_VERT_CYCLES_FULL0.AK_AG1", 14775 "Experimental": "1", 14776 "PerPkg": "1", 14777 "PublicDescription": "Cycles CMS Vertical Egress Queue Is Full : AK - Agent 1 : Number of cycles the Common Mesh Stop Egress was Not Full. The Egress is used to queue up requests destined for the Vertical Ring on the Mesh. : Ring transactions from Agent 1 destined for the AK ring.", 14778 "UMask": "0x20", 14779 "Unit": "M3UPI" 14780 }, 14781 { 14782 "BriefDescription": "Cycles CMS Vertical Egress Queue Is Full : BL - Agent 0", 14783 "Counter": "0,1,2,3", 14784 "EventCode": "0x94", 14785 "EventName": "UNC_M3UPI_TxR_VERT_CYCLES_FULL0.BL_AG0", 14786 "Experimental": "1", 14787 "PerPkg": "1", 14788 "PublicDescription": "Cycles CMS Vertical Egress Queue Is Full : BL - Agent 0 : Number of cycles the Common Mesh Stop Egress was Not Full. The Egress is used to queue up requests destined for the Vertical Ring on the Mesh. : Ring transactions from Agent 0 destined for the BL ring. This is commonly used to send data from the cache to various destinations.", 14789 "UMask": "0x4", 14790 "Unit": "M3UPI" 14791 }, 14792 { 14793 "BriefDescription": "Cycles CMS Vertical Egress Queue Is Full : BL - Agent 1", 14794 "Counter": "0,1,2,3", 14795 "EventCode": "0x94", 14796 "EventName": "UNC_M3UPI_TxR_VERT_CYCLES_FULL0.BL_AG1", 14797 "Experimental": "1", 14798 "PerPkg": "1", 14799 "PublicDescription": "Cycles CMS Vertical Egress Queue Is Full : BL - Agent 1 : Number of cycles the Common Mesh Stop Egress was Not Full. The Egress is used to queue up requests destined for the Vertical Ring on the Mesh. : Ring transactions from Agent 1 destined for the BL ring. This is commonly used for transferring writeback data to the cache.", 14800 "UMask": "0x40", 14801 "Unit": "M3UPI" 14802 }, 14803 { 14804 "BriefDescription": "Cycles CMS Vertical Egress Queue Is Full : IV - Agent 0", 14805 "Counter": "0,1,2,3", 14806 "EventCode": "0x94", 14807 "EventName": "UNC_M3UPI_TxR_VERT_CYCLES_FULL0.IV_AG0", 14808 "Experimental": "1", 14809 "PerPkg": "1", 14810 "PublicDescription": "Cycles CMS Vertical Egress Queue Is Full : IV - Agent 0 : Number of cycles the Common Mesh Stop Egress was Not Full. The Egress is used to queue up requests destined for the Vertical Ring on the Mesh. : Ring transactions from Agent 0 destined for the IV ring. This is commonly used for snoops to the cores.", 14811 "UMask": "0x8", 14812 "Unit": "M3UPI" 14813 }, 14814 { 14815 "BriefDescription": "Cycles CMS Vertical Egress Queue Is Full : AKC - Agent 0", 14816 "Counter": "0,1,2,3", 14817 "EventCode": "0x95", 14818 "EventName": "UNC_M3UPI_TxR_VERT_CYCLES_FULL1.AKC_AG0", 14819 "Experimental": "1", 14820 "PerPkg": "1", 14821 "PublicDescription": "Cycles CMS Vertical Egress Queue Is Full : AKC - Agent 0 : Number of cycles the Common Mesh Stop Egress was Not Full. The Egress is used to queue up requests destined for the Vertical Ring on the Mesh. : Ring transactions from Agent 0 destined for the AD ring. Some example include outbound requests, snoop requests, and snoop responses.", 14822 "UMask": "0x1", 14823 "Unit": "M3UPI" 14824 }, 14825 { 14826 "BriefDescription": "Cycles CMS Vertical Egress Queue Is Full : AKC - Agent 1", 14827 "Counter": "0,1,2,3", 14828 "EventCode": "0x95", 14829 "EventName": "UNC_M3UPI_TxR_VERT_CYCLES_FULL1.AKC_AG1", 14830 "Experimental": "1", 14831 "PerPkg": "1", 14832 "PublicDescription": "Cycles CMS Vertical Egress Queue Is Full : AKC - Agent 1 : Number of cycles the Common Mesh Stop Egress was Not Full. The Egress is used to queue up requests destined for the Vertical Ring on the Mesh. : Ring transactions from Agent 0 destined for the AK ring. This is commonly used for credit returns and GO responses.", 14833 "UMask": "0x2", 14834 "Unit": "M3UPI" 14835 }, 14836 { 14837 "BriefDescription": "Cycles CMS Vertical Egress Queue Is Not Empty : AD - Agent 0", 14838 "Counter": "0,1,2,3", 14839 "EventCode": "0x96", 14840 "EventName": "UNC_M3UPI_TxR_VERT_CYCLES_NE0.AD_AG0", 14841 "Experimental": "1", 14842 "PerPkg": "1", 14843 "PublicDescription": "Cycles CMS Vertical Egress Queue Is Not Empty : AD - Agent 0 : Number of cycles the Common Mesh Stop Egress was Not Empty. The Egress is used to queue up requests destined for the Vertical Ring on the Mesh. : Ring transactions from Agent 0 destined for the AD ring. Some example include outbound requests, snoop requests, and snoop responses.", 14844 "UMask": "0x1", 14845 "Unit": "M3UPI" 14846 }, 14847 { 14848 "BriefDescription": "Cycles CMS Vertical Egress Queue Is Not Empty : AD - Agent 1", 14849 "Counter": "0,1,2,3", 14850 "EventCode": "0x96", 14851 "EventName": "UNC_M3UPI_TxR_VERT_CYCLES_NE0.AD_AG1", 14852 "Experimental": "1", 14853 "PerPkg": "1", 14854 "PublicDescription": "Cycles CMS Vertical Egress Queue Is Not Empty : AD - Agent 1 : Number of cycles the Common Mesh Stop Egress was Not Empty. The Egress is used to queue up requests destined for the Vertical Ring on the Mesh. : Ring transactions from Agent 1 destined for the AD ring. This is commonly used for outbound requests.", 14855 "UMask": "0x10", 14856 "Unit": "M3UPI" 14857 }, 14858 { 14859 "BriefDescription": "Cycles CMS Vertical Egress Queue Is Not Empty : AK - Agent 0", 14860 "Counter": "0,1,2,3", 14861 "EventCode": "0x96", 14862 "EventName": "UNC_M3UPI_TxR_VERT_CYCLES_NE0.AK_AG0", 14863 "Experimental": "1", 14864 "PerPkg": "1", 14865 "PublicDescription": "Cycles CMS Vertical Egress Queue Is Not Empty : AK - Agent 0 : Number of cycles the Common Mesh Stop Egress was Not Empty. The Egress is used to queue up requests destined for the Vertical Ring on the Mesh. : Ring transactions from Agent 0 destined for the AK ring. This is commonly used for credit returns and GO responses.", 14866 "UMask": "0x2", 14867 "Unit": "M3UPI" 14868 }, 14869 { 14870 "BriefDescription": "Cycles CMS Vertical Egress Queue Is Not Empty : AK - Agent 1", 14871 "Counter": "0,1,2,3", 14872 "EventCode": "0x96", 14873 "EventName": "UNC_M3UPI_TxR_VERT_CYCLES_NE0.AK_AG1", 14874 "Experimental": "1", 14875 "PerPkg": "1", 14876 "PublicDescription": "Cycles CMS Vertical Egress Queue Is Not Empty : AK - Agent 1 : Number of cycles the Common Mesh Stop Egress was Not Empty. The Egress is used to queue up requests destined for the Vertical Ring on the Mesh. : Ring transactions from Agent 1 destined for the AK ring.", 14877 "UMask": "0x20", 14878 "Unit": "M3UPI" 14879 }, 14880 { 14881 "BriefDescription": "Cycles CMS Vertical Egress Queue Is Not Empty : BL - Agent 0", 14882 "Counter": "0,1,2,3", 14883 "EventCode": "0x96", 14884 "EventName": "UNC_M3UPI_TxR_VERT_CYCLES_NE0.BL_AG0", 14885 "Experimental": "1", 14886 "PerPkg": "1", 14887 "PublicDescription": "Cycles CMS Vertical Egress Queue Is Not Empty : BL - Agent 0 : Number of cycles the Common Mesh Stop Egress was Not Empty. The Egress is used to queue up requests destined for the Vertical Ring on the Mesh. : Ring transactions from Agent 0 destined for the BL ring. This is commonly used to send data from the cache to various destinations.", 14888 "UMask": "0x4", 14889 "Unit": "M3UPI" 14890 }, 14891 { 14892 "BriefDescription": "Cycles CMS Vertical Egress Queue Is Not Empty : BL - Agent 1", 14893 "Counter": "0,1,2,3", 14894 "EventCode": "0x96", 14895 "EventName": "UNC_M3UPI_TxR_VERT_CYCLES_NE0.BL_AG1", 14896 "Experimental": "1", 14897 "PerPkg": "1", 14898 "PublicDescription": "Cycles CMS Vertical Egress Queue Is Not Empty : BL - Agent 1 : Number of cycles the Common Mesh Stop Egress was Not Empty. The Egress is used to queue up requests destined for the Vertical Ring on the Mesh. : Ring transactions from Agent 1 destined for the BL ring. This is commonly used for transferring writeback data to the cache.", 14899 "UMask": "0x40", 14900 "Unit": "M3UPI" 14901 }, 14902 { 14903 "BriefDescription": "Cycles CMS Vertical Egress Queue Is Not Empty : IV - Agent 0", 14904 "Counter": "0,1,2,3", 14905 "EventCode": "0x96", 14906 "EventName": "UNC_M3UPI_TxR_VERT_CYCLES_NE0.IV_AG0", 14907 "Experimental": "1", 14908 "PerPkg": "1", 14909 "PublicDescription": "Cycles CMS Vertical Egress Queue Is Not Empty : IV - Agent 0 : Number of cycles the Common Mesh Stop Egress was Not Empty. The Egress is used to queue up requests destined for the Vertical Ring on the Mesh. : Ring transactions from Agent 0 destined for the IV ring. This is commonly used for snoops to the cores.", 14910 "UMask": "0x8", 14911 "Unit": "M3UPI" 14912 }, 14913 { 14914 "BriefDescription": "Cycles CMS Vertical Egress Queue Is Not Empty : AKC - Agent 0", 14915 "Counter": "0,1,2,3", 14916 "EventCode": "0x97", 14917 "EventName": "UNC_M3UPI_TxR_VERT_CYCLES_NE1.AKC_AG0", 14918 "Experimental": "1", 14919 "PerPkg": "1", 14920 "PublicDescription": "Cycles CMS Vertical Egress Queue Is Not Empty : AKC - Agent 0 : Number of cycles the Common Mesh Stop Egress was Not Empty. The Egress is used to queue up requests destined for the Vertical Ring on the Mesh. : Ring transactions from Agent 0 destined for the AD ring. Some example include outbound requests, snoop requests, and snoop responses.", 14921 "UMask": "0x1", 14922 "Unit": "M3UPI" 14923 }, 14924 { 14925 "BriefDescription": "Cycles CMS Vertical Egress Queue Is Not Empty : AKC - Agent 1", 14926 "Counter": "0,1,2,3", 14927 "EventCode": "0x97", 14928 "EventName": "UNC_M3UPI_TxR_VERT_CYCLES_NE1.AKC_AG1", 14929 "Experimental": "1", 14930 "PerPkg": "1", 14931 "PublicDescription": "Cycles CMS Vertical Egress Queue Is Not Empty : AKC - Agent 1 : Number of cycles the Common Mesh Stop Egress was Not Empty. The Egress is used to queue up requests destined for the Vertical Ring on the Mesh. : Ring transactions from Agent 0 destined for the AK ring. This is commonly used for credit returns and GO responses.", 14932 "UMask": "0x2", 14933 "Unit": "M3UPI" 14934 }, 14935 { 14936 "BriefDescription": "CMS Vert Egress Allocations : AD - Agent 0", 14937 "Counter": "0,1,2,3", 14938 "EventCode": "0x92", 14939 "EventName": "UNC_M3UPI_TxR_VERT_INSERTS0.AD_AG0", 14940 "Experimental": "1", 14941 "PerPkg": "1", 14942 "PublicDescription": "CMS Vert Egress Allocations : AD - Agent 0 : Number of allocations into the Common Mesh Stop Egress. The Egress is used to queue up requests destined for the Vertical Ring on the Mesh. : Ring transactions from Agent 0 destined for the AD ring. Some example include outbound requests, snoop requests, and snoop responses.", 14943 "UMask": "0x1", 14944 "Unit": "M3UPI" 14945 }, 14946 { 14947 "BriefDescription": "CMS Vert Egress Allocations : AD - Agent 1", 14948 "Counter": "0,1,2,3", 14949 "EventCode": "0x92", 14950 "EventName": "UNC_M3UPI_TxR_VERT_INSERTS0.AD_AG1", 14951 "Experimental": "1", 14952 "PerPkg": "1", 14953 "PublicDescription": "CMS Vert Egress Allocations : AD - Agent 1 : Number of allocations into the Common Mesh Stop Egress. The Egress is used to queue up requests destined for the Vertical Ring on the Mesh. : Ring transactions from Agent 1 destined for the AD ring. This is commonly used for outbound requests.", 14954 "UMask": "0x10", 14955 "Unit": "M3UPI" 14956 }, 14957 { 14958 "BriefDescription": "CMS Vert Egress Allocations : AK - Agent 0", 14959 "Counter": "0,1,2,3", 14960 "EventCode": "0x92", 14961 "EventName": "UNC_M3UPI_TxR_VERT_INSERTS0.AK_AG0", 14962 "Experimental": "1", 14963 "PerPkg": "1", 14964 "PublicDescription": "CMS Vert Egress Allocations : AK - Agent 0 : Number of allocations into the Common Mesh Stop Egress. The Egress is used to queue up requests destined for the Vertical Ring on the Mesh. : Ring transactions from Agent 0 destined for the AK ring. This is commonly used for credit returns and GO responses.", 14965 "UMask": "0x2", 14966 "Unit": "M3UPI" 14967 }, 14968 { 14969 "BriefDescription": "CMS Vert Egress Allocations : AK - Agent 1", 14970 "Counter": "0,1,2,3", 14971 "EventCode": "0x92", 14972 "EventName": "UNC_M3UPI_TxR_VERT_INSERTS0.AK_AG1", 14973 "Experimental": "1", 14974 "PerPkg": "1", 14975 "PublicDescription": "CMS Vert Egress Allocations : AK - Agent 1 : Number of allocations into the Common Mesh Stop Egress. The Egress is used to queue up requests destined for the Vertical Ring on the Mesh. : Ring transactions from Agent 1 destined for the AK ring.", 14976 "UMask": "0x20", 14977 "Unit": "M3UPI" 14978 }, 14979 { 14980 "BriefDescription": "CMS Vert Egress Allocations : BL - Agent 0", 14981 "Counter": "0,1,2,3", 14982 "EventCode": "0x92", 14983 "EventName": "UNC_M3UPI_TxR_VERT_INSERTS0.BL_AG0", 14984 "Experimental": "1", 14985 "PerPkg": "1", 14986 "PublicDescription": "CMS Vert Egress Allocations : BL - Agent 0 : Number of allocations into the Common Mesh Stop Egress. The Egress is used to queue up requests destined for the Vertical Ring on the Mesh. : Ring transactions from Agent 0 destined for the BL ring. This is commonly used to send data from the cache to various destinations.", 14987 "UMask": "0x4", 14988 "Unit": "M3UPI" 14989 }, 14990 { 14991 "BriefDescription": "CMS Vert Egress Allocations : BL - Agent 1", 14992 "Counter": "0,1,2,3", 14993 "EventCode": "0x92", 14994 "EventName": "UNC_M3UPI_TxR_VERT_INSERTS0.BL_AG1", 14995 "Experimental": "1", 14996 "PerPkg": "1", 14997 "PublicDescription": "CMS Vert Egress Allocations : BL - Agent 1 : Number of allocations into the Common Mesh Stop Egress. The Egress is used to queue up requests destined for the Vertical Ring on the Mesh. : Ring transactions from Agent 1 destined for the BL ring. This is commonly used for transferring writeback data to the cache.", 14998 "UMask": "0x40", 14999 "Unit": "M3UPI" 15000 }, 15001 { 15002 "BriefDescription": "CMS Vert Egress Allocations : IV - Agent 0", 15003 "Counter": "0,1,2,3", 15004 "EventCode": "0x92", 15005 "EventName": "UNC_M3UPI_TxR_VERT_INSERTS0.IV_AG0", 15006 "Experimental": "1", 15007 "PerPkg": "1", 15008 "PublicDescription": "CMS Vert Egress Allocations : IV - Agent 0 : Number of allocations into the Common Mesh Stop Egress. The Egress is used to queue up requests destined for the Vertical Ring on the Mesh. : Ring transactions from Agent 0 destined for the IV ring. This is commonly used for snoops to the cores.", 15009 "UMask": "0x8", 15010 "Unit": "M3UPI" 15011 }, 15012 { 15013 "BriefDescription": "CMS Vert Egress Allocations : AKC - Agent 0", 15014 "Counter": "0,1,2,3", 15015 "EventCode": "0x93", 15016 "EventName": "UNC_M3UPI_TxR_VERT_INSERTS1.AKC_AG0", 15017 "Experimental": "1", 15018 "PerPkg": "1", 15019 "PublicDescription": "CMS Vert Egress Allocations : AKC - Agent 0 : Number of allocations into the Common Mesh Stop Egress. The Egress is used to queue up requests destined for the Vertical Ring on the Mesh. : Ring transactions from Agent 0 destined for the AD ring. Some example include outbound requests, snoop requests, and snoop responses.", 15020 "UMask": "0x1", 15021 "Unit": "M3UPI" 15022 }, 15023 { 15024 "BriefDescription": "CMS Vert Egress Allocations : AKC - Agent 1", 15025 "Counter": "0,1,2,3", 15026 "EventCode": "0x93", 15027 "EventName": "UNC_M3UPI_TxR_VERT_INSERTS1.AKC_AG1", 15028 "Experimental": "1", 15029 "PerPkg": "1", 15030 "PublicDescription": "CMS Vert Egress Allocations : AKC - Agent 1 : Number of allocations into the Common Mesh Stop Egress. The Egress is used to queue up requests destined for the Vertical Ring on the Mesh. : Ring transactions from Agent 0 destined for the AK ring. This is commonly used for credit returns and GO responses.", 15031 "UMask": "0x2", 15032 "Unit": "M3UPI" 15033 }, 15034 { 15035 "BriefDescription": "CMS Vertical Egress NACKs : AD - Agent 0", 15036 "Counter": "0,1,2,3", 15037 "EventCode": "0x98", 15038 "EventName": "UNC_M3UPI_TxR_VERT_NACK0.AD_AG0", 15039 "Experimental": "1", 15040 "PerPkg": "1", 15041 "PublicDescription": "CMS Vertical Egress NACKs : AD - Agent 0 : Counts number of Egress packets NACK'ed on to the Vertical Ring", 15042 "UMask": "0x1", 15043 "Unit": "M3UPI" 15044 }, 15045 { 15046 "BriefDescription": "CMS Vertical Egress NACKs : AD - Agent 1", 15047 "Counter": "0,1,2,3", 15048 "EventCode": "0x98", 15049 "EventName": "UNC_M3UPI_TxR_VERT_NACK0.AD_AG1", 15050 "Experimental": "1", 15051 "PerPkg": "1", 15052 "PublicDescription": "CMS Vertical Egress NACKs : AD - Agent 1 : Counts number of Egress packets NACK'ed on to the Vertical Ring", 15053 "UMask": "0x10", 15054 "Unit": "M3UPI" 15055 }, 15056 { 15057 "BriefDescription": "CMS Vertical Egress NACKs : AK - Agent 0", 15058 "Counter": "0,1,2,3", 15059 "EventCode": "0x98", 15060 "EventName": "UNC_M3UPI_TxR_VERT_NACK0.AK_AG0", 15061 "Experimental": "1", 15062 "PerPkg": "1", 15063 "PublicDescription": "CMS Vertical Egress NACKs : AK - Agent 0 : Counts number of Egress packets NACK'ed on to the Vertical Ring", 15064 "UMask": "0x2", 15065 "Unit": "M3UPI" 15066 }, 15067 { 15068 "BriefDescription": "CMS Vertical Egress NACKs : AK - Agent 1", 15069 "Counter": "0,1,2,3", 15070 "EventCode": "0x98", 15071 "EventName": "UNC_M3UPI_TxR_VERT_NACK0.AK_AG1", 15072 "Experimental": "1", 15073 "PerPkg": "1", 15074 "PublicDescription": "CMS Vertical Egress NACKs : AK - Agent 1 : Counts number of Egress packets NACK'ed on to the Vertical Ring", 15075 "UMask": "0x20", 15076 "Unit": "M3UPI" 15077 }, 15078 { 15079 "BriefDescription": "CMS Vertical Egress NACKs : BL - Agent 0", 15080 "Counter": "0,1,2,3", 15081 "EventCode": "0x98", 15082 "EventName": "UNC_M3UPI_TxR_VERT_NACK0.BL_AG0", 15083 "Experimental": "1", 15084 "PerPkg": "1", 15085 "PublicDescription": "CMS Vertical Egress NACKs : BL - Agent 0 : Counts number of Egress packets NACK'ed on to the Vertical Ring", 15086 "UMask": "0x4", 15087 "Unit": "M3UPI" 15088 }, 15089 { 15090 "BriefDescription": "CMS Vertical Egress NACKs : BL - Agent 1", 15091 "Counter": "0,1,2,3", 15092 "EventCode": "0x98", 15093 "EventName": "UNC_M3UPI_TxR_VERT_NACK0.BL_AG1", 15094 "Experimental": "1", 15095 "PerPkg": "1", 15096 "PublicDescription": "CMS Vertical Egress NACKs : BL - Agent 1 : Counts number of Egress packets NACK'ed on to the Vertical Ring", 15097 "UMask": "0x40", 15098 "Unit": "M3UPI" 15099 }, 15100 { 15101 "BriefDescription": "CMS Vertical Egress NACKs : IV", 15102 "Counter": "0,1,2,3", 15103 "EventCode": "0x98", 15104 "EventName": "UNC_M3UPI_TxR_VERT_NACK0.IV_AG0", 15105 "Experimental": "1", 15106 "PerPkg": "1", 15107 "PublicDescription": "CMS Vertical Egress NACKs : IV : Counts number of Egress packets NACK'ed on to the Vertical Ring", 15108 "UMask": "0x8", 15109 "Unit": "M3UPI" 15110 }, 15111 { 15112 "BriefDescription": "CMS Vertical Egress NACKs : AKC - Agent 0", 15113 "Counter": "0,1,2,3", 15114 "EventCode": "0x99", 15115 "EventName": "UNC_M3UPI_TxR_VERT_NACK1.AKC_AG0", 15116 "Experimental": "1", 15117 "PerPkg": "1", 15118 "PublicDescription": "CMS Vertical Egress NACKs : AKC - Agent 0 : Counts number of Egress packets NACK'ed on to the Vertical Ring", 15119 "UMask": "0x1", 15120 "Unit": "M3UPI" 15121 }, 15122 { 15123 "BriefDescription": "CMS Vertical Egress NACKs : AKC - Agent 1", 15124 "Counter": "0,1,2,3", 15125 "EventCode": "0x99", 15126 "EventName": "UNC_M3UPI_TxR_VERT_NACK1.AKC_AG1", 15127 "Experimental": "1", 15128 "PerPkg": "1", 15129 "PublicDescription": "CMS Vertical Egress NACKs : AKC - Agent 1 : Counts number of Egress packets NACK'ed on to the Vertical Ring", 15130 "UMask": "0x2", 15131 "Unit": "M3UPI" 15132 }, 15133 { 15134 "BriefDescription": "CMS Vert Egress Occupancy : AD - Agent 0", 15135 "Counter": "0,1,2,3", 15136 "EventCode": "0x90", 15137 "EventName": "UNC_M3UPI_TxR_VERT_OCCUPANCY0.AD_AG0", 15138 "Experimental": "1", 15139 "PerPkg": "1", 15140 "PublicDescription": "CMS Vert Egress Occupancy : AD - Agent 0 : Occupancy event for the Egress buffers in the Common Mesh Stop The egress is used to queue up requests destined for the Vertical Ring on the Mesh. : Ring transactions from Agent 0 destined for the AD ring. Some example include outbound requests, snoop requests, and snoop responses.", 15141 "UMask": "0x1", 15142 "Unit": "M3UPI" 15143 }, 15144 { 15145 "BriefDescription": "CMS Vert Egress Occupancy : AD - Agent 1", 15146 "Counter": "0,1,2,3", 15147 "EventCode": "0x90", 15148 "EventName": "UNC_M3UPI_TxR_VERT_OCCUPANCY0.AD_AG1", 15149 "Experimental": "1", 15150 "PerPkg": "1", 15151 "PublicDescription": "CMS Vert Egress Occupancy : AD - Agent 1 : Occupancy event for the Egress buffers in the Common Mesh Stop The egress is used to queue up requests destined for the Vertical Ring on the Mesh. : Ring transactions from Agent 1 destined for the AD ring. This is commonly used for outbound requests.", 15152 "UMask": "0x10", 15153 "Unit": "M3UPI" 15154 }, 15155 { 15156 "BriefDescription": "CMS Vert Egress Occupancy : AK - Agent 0", 15157 "Counter": "0,1,2,3", 15158 "EventCode": "0x90", 15159 "EventName": "UNC_M3UPI_TxR_VERT_OCCUPANCY0.AK_AG0", 15160 "Experimental": "1", 15161 "PerPkg": "1", 15162 "PublicDescription": "CMS Vert Egress Occupancy : AK - Agent 0 : Occupancy event for the Egress buffers in the Common Mesh Stop The egress is used to queue up requests destined for the Vertical Ring on the Mesh. : Ring transactions from Agent 0 destined for the AK ring. This is commonly used for credit returns and GO responses.", 15163 "UMask": "0x2", 15164 "Unit": "M3UPI" 15165 }, 15166 { 15167 "BriefDescription": "CMS Vert Egress Occupancy : AK - Agent 1", 15168 "Counter": "0,1,2,3", 15169 "EventCode": "0x90", 15170 "EventName": "UNC_M3UPI_TxR_VERT_OCCUPANCY0.AK_AG1", 15171 "Experimental": "1", 15172 "PerPkg": "1", 15173 "PublicDescription": "CMS Vert Egress Occupancy : AK - Agent 1 : Occupancy event for the Egress buffers in the Common Mesh Stop The egress is used to queue up requests destined for the Vertical Ring on the Mesh. : Ring transactions from Agent 1 destined for the AK ring.", 15174 "UMask": "0x20", 15175 "Unit": "M3UPI" 15176 }, 15177 { 15178 "BriefDescription": "CMS Vert Egress Occupancy : BL - Agent 0", 15179 "Counter": "0,1,2,3", 15180 "EventCode": "0x90", 15181 "EventName": "UNC_M3UPI_TxR_VERT_OCCUPANCY0.BL_AG0", 15182 "Experimental": "1", 15183 "PerPkg": "1", 15184 "PublicDescription": "CMS Vert Egress Occupancy : BL - Agent 0 : Occupancy event for the Egress buffers in the Common Mesh Stop The egress is used to queue up requests destined for the Vertical Ring on the Mesh. : Ring transactions from Agent 0 destined for the BL ring. This is commonly used to send data from the cache to various destinations.", 15185 "UMask": "0x4", 15186 "Unit": "M3UPI" 15187 }, 15188 { 15189 "BriefDescription": "CMS Vert Egress Occupancy : BL - Agent 1", 15190 "Counter": "0,1,2,3", 15191 "EventCode": "0x90", 15192 "EventName": "UNC_M3UPI_TxR_VERT_OCCUPANCY0.BL_AG1", 15193 "Experimental": "1", 15194 "PerPkg": "1", 15195 "PublicDescription": "CMS Vert Egress Occupancy : BL - Agent 1 : Occupancy event for the Egress buffers in the Common Mesh Stop The egress is used to queue up requests destined for the Vertical Ring on the Mesh. : Ring transactions from Agent 1 destined for the BL ring. This is commonly used for transferring writeback data to the cache.", 15196 "UMask": "0x40", 15197 "Unit": "M3UPI" 15198 }, 15199 { 15200 "BriefDescription": "CMS Vert Egress Occupancy : IV - Agent 0", 15201 "Counter": "0,1,2,3", 15202 "EventCode": "0x90", 15203 "EventName": "UNC_M3UPI_TxR_VERT_OCCUPANCY0.IV_AG0", 15204 "Experimental": "1", 15205 "PerPkg": "1", 15206 "PublicDescription": "CMS Vert Egress Occupancy : IV - Agent 0 : Occupancy event for the Egress buffers in the Common Mesh Stop The egress is used to queue up requests destined for the Vertical Ring on the Mesh. : Ring transactions from Agent 0 destined for the IV ring. This is commonly used for snoops to the cores.", 15207 "UMask": "0x8", 15208 "Unit": "M3UPI" 15209 }, 15210 { 15211 "BriefDescription": "CMS Vert Egress Occupancy : AKC - Agent 0", 15212 "Counter": "0,1,2,3", 15213 "EventCode": "0x91", 15214 "EventName": "UNC_M3UPI_TxR_VERT_OCCUPANCY1.AKC_AG0", 15215 "Experimental": "1", 15216 "PerPkg": "1", 15217 "PublicDescription": "CMS Vert Egress Occupancy : AKC - Agent 0 : Occupancy event for the Egress buffers in the Common Mesh Stop The egress is used to queue up requests destined for the Vertical Ring on the Mesh. : Ring transactions from Agent 0 destined for the AD ring. Some example include outbound requests, snoop requests, and snoop responses.", 15218 "UMask": "0x1", 15219 "Unit": "M3UPI" 15220 }, 15221 { 15222 "BriefDescription": "CMS Vert Egress Occupancy : AKC - Agent 1", 15223 "Counter": "0,1,2,3", 15224 "EventCode": "0x91", 15225 "EventName": "UNC_M3UPI_TxR_VERT_OCCUPANCY1.AKC_AG1", 15226 "Experimental": "1", 15227 "PerPkg": "1", 15228 "PublicDescription": "CMS Vert Egress Occupancy : AKC - Agent 1 : Occupancy event for the Egress buffers in the Common Mesh Stop The egress is used to queue up requests destined for the Vertical Ring on the Mesh. : Ring transactions from Agent 0 destined for the AK ring. This is commonly used for credit returns and GO responses.", 15229 "UMask": "0x2", 15230 "Unit": "M3UPI" 15231 }, 15232 { 15233 "BriefDescription": "CMS Vertical Egress Injection Starvation : AD - Agent 0", 15234 "Counter": "0,1,2,3", 15235 "EventCode": "0x9A", 15236 "EventName": "UNC_M3UPI_TxR_VERT_STARVED0.AD_AG0", 15237 "Experimental": "1", 15238 "PerPkg": "1", 15239 "PublicDescription": "CMS Vertical Egress Injection Starvation : AD - Agent 0 : Counts injection starvation. This starvation is triggered when the CMS Egress cannot send a transaction onto the Vertical ring for a long period of time.", 15240 "UMask": "0x1", 15241 "Unit": "M3UPI" 15242 }, 15243 { 15244 "BriefDescription": "CMS Vertical Egress Injection Starvation : AD - Agent 1", 15245 "Counter": "0,1,2,3", 15246 "EventCode": "0x9A", 15247 "EventName": "UNC_M3UPI_TxR_VERT_STARVED0.AD_AG1", 15248 "Experimental": "1", 15249 "PerPkg": "1", 15250 "PublicDescription": "CMS Vertical Egress Injection Starvation : AD - Agent 1 : Counts injection starvation. This starvation is triggered when the CMS Egress cannot send a transaction onto the Vertical ring for a long period of time.", 15251 "UMask": "0x10", 15252 "Unit": "M3UPI" 15253 }, 15254 { 15255 "BriefDescription": "CMS Vertical Egress Injection Starvation : AK - Agent 0", 15256 "Counter": "0,1,2,3", 15257 "EventCode": "0x9A", 15258 "EventName": "UNC_M3UPI_TxR_VERT_STARVED0.AK_AG0", 15259 "Experimental": "1", 15260 "PerPkg": "1", 15261 "PublicDescription": "CMS Vertical Egress Injection Starvation : AK - Agent 0 : Counts injection starvation. This starvation is triggered when the CMS Egress cannot send a transaction onto the Vertical ring for a long period of time.", 15262 "UMask": "0x2", 15263 "Unit": "M3UPI" 15264 }, 15265 { 15266 "BriefDescription": "CMS Vertical Egress Injection Starvation : AK - Agent 1", 15267 "Counter": "0,1,2,3", 15268 "EventCode": "0x9A", 15269 "EventName": "UNC_M3UPI_TxR_VERT_STARVED0.AK_AG1", 15270 "Experimental": "1", 15271 "PerPkg": "1", 15272 "PublicDescription": "CMS Vertical Egress Injection Starvation : AK - Agent 1 : Counts injection starvation. This starvation is triggered when the CMS Egress cannot send a transaction onto the Vertical ring for a long period of time.", 15273 "UMask": "0x20", 15274 "Unit": "M3UPI" 15275 }, 15276 { 15277 "BriefDescription": "CMS Vertical Egress Injection Starvation : BL - Agent 0", 15278 "Counter": "0,1,2,3", 15279 "EventCode": "0x9A", 15280 "EventName": "UNC_M3UPI_TxR_VERT_STARVED0.BL_AG0", 15281 "Experimental": "1", 15282 "PerPkg": "1", 15283 "PublicDescription": "CMS Vertical Egress Injection Starvation : BL - Agent 0 : Counts injection starvation. This starvation is triggered when the CMS Egress cannot send a transaction onto the Vertical ring for a long period of time.", 15284 "UMask": "0x4", 15285 "Unit": "M3UPI" 15286 }, 15287 { 15288 "BriefDescription": "CMS Vertical Egress Injection Starvation : BL - Agent 1", 15289 "Counter": "0,1,2,3", 15290 "EventCode": "0x9A", 15291 "EventName": "UNC_M3UPI_TxR_VERT_STARVED0.BL_AG1", 15292 "Experimental": "1", 15293 "PerPkg": "1", 15294 "PublicDescription": "CMS Vertical Egress Injection Starvation : BL - Agent 1 : Counts injection starvation. This starvation is triggered when the CMS Egress cannot send a transaction onto the Vertical ring for a long period of time.", 15295 "UMask": "0x40", 15296 "Unit": "M3UPI" 15297 }, 15298 { 15299 "BriefDescription": "CMS Vertical Egress Injection Starvation : IV", 15300 "Counter": "0,1,2,3", 15301 "EventCode": "0x9A", 15302 "EventName": "UNC_M3UPI_TxR_VERT_STARVED0.IV_AG0", 15303 "Experimental": "1", 15304 "PerPkg": "1", 15305 "PublicDescription": "CMS Vertical Egress Injection Starvation : IV : Counts injection starvation. This starvation is triggered when the CMS Egress cannot send a transaction onto the Vertical ring for a long period of time.", 15306 "UMask": "0x8", 15307 "Unit": "M3UPI" 15308 }, 15309 { 15310 "BriefDescription": "CMS Vertical Egress Injection Starvation : AKC - Agent 0", 15311 "Counter": "0,1,2,3", 15312 "EventCode": "0x9B", 15313 "EventName": "UNC_M3UPI_TxR_VERT_STARVED1.AKC_AG0", 15314 "Experimental": "1", 15315 "PerPkg": "1", 15316 "PublicDescription": "CMS Vertical Egress Injection Starvation : AKC - Agent 0 : Counts injection starvation. This starvation is triggered when the CMS Egress cannot send a transaction onto the Vertical ring for a long period of time.", 15317 "UMask": "0x1", 15318 "Unit": "M3UPI" 15319 }, 15320 { 15321 "BriefDescription": "CMS Vertical Egress Injection Starvation : AKC - Agent 1", 15322 "Counter": "0,1,2,3", 15323 "EventCode": "0x9B", 15324 "EventName": "UNC_M3UPI_TxR_VERT_STARVED1.AKC_AG1", 15325 "Experimental": "1", 15326 "PerPkg": "1", 15327 "PublicDescription": "CMS Vertical Egress Injection Starvation : AKC - Agent 1 : Counts injection starvation. This starvation is triggered when the CMS Egress cannot send a transaction onto the Vertical ring for a long period of time.", 15328 "UMask": "0x2", 15329 "Unit": "M3UPI" 15330 }, 15331 { 15332 "BriefDescription": "CMS Vertical Egress Injection Starvation : AKC - Agent 0", 15333 "Counter": "0,1,2,3", 15334 "EventCode": "0x9B", 15335 "EventName": "UNC_M3UPI_TxR_VERT_STARVED1.TGC", 15336 "Experimental": "1", 15337 "PerPkg": "1", 15338 "PublicDescription": "CMS Vertical Egress Injection Starvation : AKC - Agent 0 : Counts injection starvation. This starvation is triggered when the CMS Egress cannot send a transaction onto the Vertical ring for a long period of time.", 15339 "UMask": "0x4", 15340 "Unit": "M3UPI" 15341 }, 15342 { 15343 "BriefDescription": "UPI0 AD Credits Empty : VN0 REQ Messages", 15344 "Counter": "0,1,2,3", 15345 "EventCode": "0x20", 15346 "EventName": "UNC_M3UPI_UPI_PEER_AD_CREDITS_EMPTY.VN0_REQ", 15347 "Experimental": "1", 15348 "PerPkg": "1", 15349 "PublicDescription": "UPI0 AD Credits Empty : VN0 REQ Messages : No credits available to send to UPIs on the AD Ring", 15350 "UMask": "0x2", 15351 "Unit": "M3UPI" 15352 }, 15353 { 15354 "BriefDescription": "UPI0 AD Credits Empty : VN0 RSP Messages", 15355 "Counter": "0,1,2,3", 15356 "EventCode": "0x20", 15357 "EventName": "UNC_M3UPI_UPI_PEER_AD_CREDITS_EMPTY.VN0_RSP", 15358 "Experimental": "1", 15359 "PerPkg": "1", 15360 "PublicDescription": "UPI0 AD Credits Empty : VN0 RSP Messages : No credits available to send to UPIs on the AD Ring", 15361 "UMask": "0x8", 15362 "Unit": "M3UPI" 15363 }, 15364 { 15365 "BriefDescription": "UPI0 AD Credits Empty : VN0 SNP Messages", 15366 "Counter": "0,1,2,3", 15367 "EventCode": "0x20", 15368 "EventName": "UNC_M3UPI_UPI_PEER_AD_CREDITS_EMPTY.VN0_SNP", 15369 "Experimental": "1", 15370 "PerPkg": "1", 15371 "PublicDescription": "UPI0 AD Credits Empty : VN0 SNP Messages : No credits available to send to UPIs on the AD Ring", 15372 "UMask": "0x4", 15373 "Unit": "M3UPI" 15374 }, 15375 { 15376 "BriefDescription": "UPI0 AD Credits Empty : VN1 REQ Messages", 15377 "Counter": "0,1,2,3", 15378 "EventCode": "0x20", 15379 "EventName": "UNC_M3UPI_UPI_PEER_AD_CREDITS_EMPTY.VN1_REQ", 15380 "Experimental": "1", 15381 "PerPkg": "1", 15382 "PublicDescription": "UPI0 AD Credits Empty : VN1 REQ Messages : No credits available to send to UPIs on the AD Ring", 15383 "UMask": "0x10", 15384 "Unit": "M3UPI" 15385 }, 15386 { 15387 "BriefDescription": "UPI0 AD Credits Empty : VN1 RSP Messages", 15388 "Counter": "0,1,2,3", 15389 "EventCode": "0x20", 15390 "EventName": "UNC_M3UPI_UPI_PEER_AD_CREDITS_EMPTY.VN1_RSP", 15391 "Experimental": "1", 15392 "PerPkg": "1", 15393 "PublicDescription": "UPI0 AD Credits Empty : VN1 RSP Messages : No credits available to send to UPIs on the AD Ring", 15394 "UMask": "0x40", 15395 "Unit": "M3UPI" 15396 }, 15397 { 15398 "BriefDescription": "UPI0 AD Credits Empty : VN1 SNP Messages", 15399 "Counter": "0,1,2,3", 15400 "EventCode": "0x20", 15401 "EventName": "UNC_M3UPI_UPI_PEER_AD_CREDITS_EMPTY.VN1_SNP", 15402 "Experimental": "1", 15403 "PerPkg": "1", 15404 "PublicDescription": "UPI0 AD Credits Empty : VN1 SNP Messages : No credits available to send to UPIs on the AD Ring", 15405 "UMask": "0x20", 15406 "Unit": "M3UPI" 15407 }, 15408 { 15409 "BriefDescription": "UPI0 AD Credits Empty : VNA", 15410 "Counter": "0,1,2,3", 15411 "EventCode": "0x20", 15412 "EventName": "UNC_M3UPI_UPI_PEER_AD_CREDITS_EMPTY.VNA", 15413 "Experimental": "1", 15414 "PerPkg": "1", 15415 "PublicDescription": "UPI0 AD Credits Empty : VNA : No credits available to send to UPIs on the AD Ring", 15416 "UMask": "0x1", 15417 "Unit": "M3UPI" 15418 }, 15419 { 15420 "BriefDescription": "UPI0 BL Credits Empty : VN0 RSP Messages", 15421 "Counter": "0,1,2,3", 15422 "EventCode": "0x21", 15423 "EventName": "UNC_M3UPI_UPI_PEER_BL_CREDITS_EMPTY.VN0_NCS_NCB", 15424 "Experimental": "1", 15425 "PerPkg": "1", 15426 "PublicDescription": "UPI0 BL Credits Empty : VN0 RSP Messages : No credits available to send to UPI on the BL Ring (diff between non-SMI and SMI mode)", 15427 "UMask": "0x4", 15428 "Unit": "M3UPI" 15429 }, 15430 { 15431 "BriefDescription": "UPI0 BL Credits Empty : VN0 REQ Messages", 15432 "Counter": "0,1,2,3", 15433 "EventCode": "0x21", 15434 "EventName": "UNC_M3UPI_UPI_PEER_BL_CREDITS_EMPTY.VN0_RSP", 15435 "Experimental": "1", 15436 "PerPkg": "1", 15437 "PublicDescription": "UPI0 BL Credits Empty : VN0 REQ Messages : No credits available to send to UPI on the BL Ring (diff between non-SMI and SMI mode)", 15438 "UMask": "0x2", 15439 "Unit": "M3UPI" 15440 }, 15441 { 15442 "BriefDescription": "UPI0 BL Credits Empty : VN0 SNP Messages", 15443 "Counter": "0,1,2,3", 15444 "EventCode": "0x21", 15445 "EventName": "UNC_M3UPI_UPI_PEER_BL_CREDITS_EMPTY.VN0_WB", 15446 "Experimental": "1", 15447 "PerPkg": "1", 15448 "PublicDescription": "UPI0 BL Credits Empty : VN0 SNP Messages : No credits available to send to UPI on the BL Ring (diff between non-SMI and SMI mode)", 15449 "UMask": "0x8", 15450 "Unit": "M3UPI" 15451 }, 15452 { 15453 "BriefDescription": "UPI0 BL Credits Empty : VN1 RSP Messages", 15454 "Counter": "0,1,2,3", 15455 "EventCode": "0x21", 15456 "EventName": "UNC_M3UPI_UPI_PEER_BL_CREDITS_EMPTY.VN1_NCS_NCB", 15457 "Experimental": "1", 15458 "PerPkg": "1", 15459 "PublicDescription": "UPI0 BL Credits Empty : VN1 RSP Messages : No credits available to send to UPI on the BL Ring (diff between non-SMI and SMI mode)", 15460 "UMask": "0x20", 15461 "Unit": "M3UPI" 15462 }, 15463 { 15464 "BriefDescription": "UPI0 BL Credits Empty : VN1 REQ Messages", 15465 "Counter": "0,1,2,3", 15466 "EventCode": "0x21", 15467 "EventName": "UNC_M3UPI_UPI_PEER_BL_CREDITS_EMPTY.VN1_RSP", 15468 "Experimental": "1", 15469 "PerPkg": "1", 15470 "PublicDescription": "UPI0 BL Credits Empty : VN1 REQ Messages : No credits available to send to UPI on the BL Ring (diff between non-SMI and SMI mode)", 15471 "UMask": "0x10", 15472 "Unit": "M3UPI" 15473 }, 15474 { 15475 "BriefDescription": "UPI0 BL Credits Empty : VN1 SNP Messages", 15476 "Counter": "0,1,2,3", 15477 "EventCode": "0x21", 15478 "EventName": "UNC_M3UPI_UPI_PEER_BL_CREDITS_EMPTY.VN1_WB", 15479 "Experimental": "1", 15480 "PerPkg": "1", 15481 "PublicDescription": "UPI0 BL Credits Empty : VN1 SNP Messages : No credits available to send to UPI on the BL Ring (diff between non-SMI and SMI mode)", 15482 "UMask": "0x40", 15483 "Unit": "M3UPI" 15484 }, 15485 { 15486 "BriefDescription": "UPI0 BL Credits Empty : VNA", 15487 "Counter": "0,1,2,3", 15488 "EventCode": "0x21", 15489 "EventName": "UNC_M3UPI_UPI_PEER_BL_CREDITS_EMPTY.VNA", 15490 "Experimental": "1", 15491 "PerPkg": "1", 15492 "PublicDescription": "UPI0 BL Credits Empty : VNA : No credits available to send to UPI on the BL Ring (diff between non-SMI and SMI mode)", 15493 "UMask": "0x1", 15494 "Unit": "M3UPI" 15495 }, 15496 { 15497 "BriefDescription": "FlowQ Generated Prefetch", 15498 "Counter": "0,1,2,3", 15499 "EventCode": "0x29", 15500 "EventName": "UNC_M3UPI_UPI_PREFETCH_SPAWN", 15501 "Experimental": "1", 15502 "PerPkg": "1", 15503 "PublicDescription": "FlowQ Generated Prefetch : Count cases where FlowQ causes spawn of Prefetch to iMC/SMI3 target", 15504 "Unit": "M3UPI" 15505 }, 15506 { 15507 "BriefDescription": "Vertical AD Ring In Use : Down and Even", 15508 "Counter": "0,1,2,3", 15509 "EventCode": "0xB0", 15510 "EventName": "UNC_M3UPI_VERT_RING_AD_IN_USE.DN_EVEN", 15511 "Experimental": "1", 15512 "PerPkg": "1", 15513 "PublicDescription": "Vertical AD Ring In Use : Down and Even : Counts the number of cycles that the Vertical AD ring is being used at this ring stop. This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop. We really have two rings -- a clockwise ring and a counter-clockwise ring. On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring. On the right side of the ring, this is reversed. The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring. In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.", 15514 "UMask": "0x4", 15515 "Unit": "M3UPI" 15516 }, 15517 { 15518 "BriefDescription": "Vertical AD Ring In Use : Down and Odd", 15519 "Counter": "0,1,2,3", 15520 "EventCode": "0xB0", 15521 "EventName": "UNC_M3UPI_VERT_RING_AD_IN_USE.DN_ODD", 15522 "Experimental": "1", 15523 "PerPkg": "1", 15524 "PublicDescription": "Vertical AD Ring In Use : Down and Odd : Counts the number of cycles that the Vertical AD ring is being used at this ring stop. This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop. We really have two rings -- a clockwise ring and a counter-clockwise ring. On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring. On the right side of the ring, this is reversed. The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring. In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.", 15525 "UMask": "0x8", 15526 "Unit": "M3UPI" 15527 }, 15528 { 15529 "BriefDescription": "Vertical AD Ring In Use : Up and Even", 15530 "Counter": "0,1,2,3", 15531 "EventCode": "0xB0", 15532 "EventName": "UNC_M3UPI_VERT_RING_AD_IN_USE.UP_EVEN", 15533 "Experimental": "1", 15534 "PerPkg": "1", 15535 "PublicDescription": "Vertical AD Ring In Use : Up and Even : Counts the number of cycles that the Vertical AD ring is being used at this ring stop. This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop. We really have two rings -- a clockwise ring and a counter-clockwise ring. On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring. On the right side of the ring, this is reversed. The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring. In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.", 15536 "UMask": "0x1", 15537 "Unit": "M3UPI" 15538 }, 15539 { 15540 "BriefDescription": "Vertical AD Ring In Use : Up and Odd", 15541 "Counter": "0,1,2,3", 15542 "EventCode": "0xB0", 15543 "EventName": "UNC_M3UPI_VERT_RING_AD_IN_USE.UP_ODD", 15544 "Experimental": "1", 15545 "PerPkg": "1", 15546 "PublicDescription": "Vertical AD Ring In Use : Up and Odd : Counts the number of cycles that the Vertical AD ring is being used at this ring stop. This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop. We really have two rings -- a clockwise ring and a counter-clockwise ring. On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring. On the right side of the ring, this is reversed. The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring. In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.", 15547 "UMask": "0x2", 15548 "Unit": "M3UPI" 15549 }, 15550 { 15551 "BriefDescription": "Vertical AKC Ring In Use : Down and Even", 15552 "Counter": "0,1,2,3", 15553 "EventCode": "0xB4", 15554 "EventName": "UNC_M3UPI_VERT_RING_AKC_IN_USE.DN_EVEN", 15555 "Experimental": "1", 15556 "PerPkg": "1", 15557 "PublicDescription": "Vertical AKC Ring In Use : Down and Even : Counts the number of cycles that the Vertical AKC ring is being used at this ring stop. This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings in JKT -- a clockwise ring and a counter-clockwise ring. On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring. On the right side of the ring, this is reversed. The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring. In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.", 15558 "UMask": "0x4", 15559 "Unit": "M3UPI" 15560 }, 15561 { 15562 "BriefDescription": "Vertical AKC Ring In Use : Down and Odd", 15563 "Counter": "0,1,2,3", 15564 "EventCode": "0xB4", 15565 "EventName": "UNC_M3UPI_VERT_RING_AKC_IN_USE.DN_ODD", 15566 "Experimental": "1", 15567 "PerPkg": "1", 15568 "PublicDescription": "Vertical AKC Ring In Use : Down and Odd : Counts the number of cycles that the Vertical AKC ring is being used at this ring stop. This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings in JKT -- a clockwise ring and a counter-clockwise ring. On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring. On the right side of the ring, this is reversed. The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring. In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.", 15569 "UMask": "0x8", 15570 "Unit": "M3UPI" 15571 }, 15572 { 15573 "BriefDescription": "Vertical AKC Ring In Use : Up and Even", 15574 "Counter": "0,1,2,3", 15575 "EventCode": "0xB4", 15576 "EventName": "UNC_M3UPI_VERT_RING_AKC_IN_USE.UP_EVEN", 15577 "Experimental": "1", 15578 "PerPkg": "1", 15579 "PublicDescription": "Vertical AKC Ring In Use : Up and Even : Counts the number of cycles that the Vertical AKC ring is being used at this ring stop. This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings in JKT -- a clockwise ring and a counter-clockwise ring. On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring. On the right side of the ring, this is reversed. The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring. In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.", 15580 "UMask": "0x1", 15581 "Unit": "M3UPI" 15582 }, 15583 { 15584 "BriefDescription": "Vertical AKC Ring In Use : Up and Odd", 15585 "Counter": "0,1,2,3", 15586 "EventCode": "0xB4", 15587 "EventName": "UNC_M3UPI_VERT_RING_AKC_IN_USE.UP_ODD", 15588 "Experimental": "1", 15589 "PerPkg": "1", 15590 "PublicDescription": "Vertical AKC Ring In Use : Up and Odd : Counts the number of cycles that the Vertical AKC ring is being used at this ring stop. This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings in JKT -- a clockwise ring and a counter-clockwise ring. On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring. On the right side of the ring, this is reversed. The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring. In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.", 15591 "UMask": "0x2", 15592 "Unit": "M3UPI" 15593 }, 15594 { 15595 "BriefDescription": "Vertical AK Ring In Use : Down and Even", 15596 "Counter": "0,1,2,3", 15597 "EventCode": "0xB1", 15598 "EventName": "UNC_M3UPI_VERT_RING_AK_IN_USE.DN_EVEN", 15599 "Experimental": "1", 15600 "PerPkg": "1", 15601 "PublicDescription": "Vertical AK Ring In Use : Down and Even : Counts the number of cycles that the Vertical AK ring is being used at this ring stop. This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings in -- a clockwise ring and a counter-clockwise ring. On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring. On the right side of the ring, this is reversed. The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring. In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.", 15602 "UMask": "0x4", 15603 "Unit": "M3UPI" 15604 }, 15605 { 15606 "BriefDescription": "Vertical AK Ring In Use : Down and Odd", 15607 "Counter": "0,1,2,3", 15608 "EventCode": "0xB1", 15609 "EventName": "UNC_M3UPI_VERT_RING_AK_IN_USE.DN_ODD", 15610 "Experimental": "1", 15611 "PerPkg": "1", 15612 "PublicDescription": "Vertical AK Ring In Use : Down and Odd : Counts the number of cycles that the Vertical AK ring is being used at this ring stop. This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings in -- a clockwise ring and a counter-clockwise ring. On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring. On the right side of the ring, this is reversed. The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring. In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.", 15613 "UMask": "0x8", 15614 "Unit": "M3UPI" 15615 }, 15616 { 15617 "BriefDescription": "Vertical AK Ring In Use : Up and Even", 15618 "Counter": "0,1,2,3", 15619 "EventCode": "0xB1", 15620 "EventName": "UNC_M3UPI_VERT_RING_AK_IN_USE.UP_EVEN", 15621 "Experimental": "1", 15622 "PerPkg": "1", 15623 "PublicDescription": "Vertical AK Ring In Use : Up and Even : Counts the number of cycles that the Vertical AK ring is being used at this ring stop. This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings in -- a clockwise ring and a counter-clockwise ring. On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring. On the right side of the ring, this is reversed. The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring. In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.", 15624 "UMask": "0x1", 15625 "Unit": "M3UPI" 15626 }, 15627 { 15628 "BriefDescription": "Vertical AK Ring In Use : Up and Odd", 15629 "Counter": "0,1,2,3", 15630 "EventCode": "0xB1", 15631 "EventName": "UNC_M3UPI_VERT_RING_AK_IN_USE.UP_ODD", 15632 "Experimental": "1", 15633 "PerPkg": "1", 15634 "PublicDescription": "Vertical AK Ring In Use : Up and Odd : Counts the number of cycles that the Vertical AK ring is being used at this ring stop. This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings in -- a clockwise ring and a counter-clockwise ring. On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring. On the right side of the ring, this is reversed. The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring. In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.", 15635 "UMask": "0x2", 15636 "Unit": "M3UPI" 15637 }, 15638 { 15639 "BriefDescription": "Vertical BL Ring in Use : Down and Even", 15640 "Counter": "0,1,2,3", 15641 "EventCode": "0xB2", 15642 "EventName": "UNC_M3UPI_VERT_RING_BL_IN_USE.DN_EVEN", 15643 "Experimental": "1", 15644 "PerPkg": "1", 15645 "PublicDescription": "Vertical BL Ring in Use : Down and Even : Counts the number of cycles that the Vertical BL ring is being used at this ring stop. This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring. On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring. On the right side of the ring, this is reversed. The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring. In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.", 15646 "UMask": "0x4", 15647 "Unit": "M3UPI" 15648 }, 15649 { 15650 "BriefDescription": "Vertical BL Ring in Use : Down and Odd", 15651 "Counter": "0,1,2,3", 15652 "EventCode": "0xB2", 15653 "EventName": "UNC_M3UPI_VERT_RING_BL_IN_USE.DN_ODD", 15654 "Experimental": "1", 15655 "PerPkg": "1", 15656 "PublicDescription": "Vertical BL Ring in Use : Down and Odd : Counts the number of cycles that the Vertical BL ring is being used at this ring stop. This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring. On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring. On the right side of the ring, this is reversed. The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring. In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.", 15657 "UMask": "0x8", 15658 "Unit": "M3UPI" 15659 }, 15660 { 15661 "BriefDescription": "Vertical BL Ring in Use : Up and Even", 15662 "Counter": "0,1,2,3", 15663 "EventCode": "0xB2", 15664 "EventName": "UNC_M3UPI_VERT_RING_BL_IN_USE.UP_EVEN", 15665 "Experimental": "1", 15666 "PerPkg": "1", 15667 "PublicDescription": "Vertical BL Ring in Use : Up and Even : Counts the number of cycles that the Vertical BL ring is being used at this ring stop. This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring. On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring. On the right side of the ring, this is reversed. The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring. In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.", 15668 "UMask": "0x1", 15669 "Unit": "M3UPI" 15670 }, 15671 { 15672 "BriefDescription": "Vertical BL Ring in Use : Up and Odd", 15673 "Counter": "0,1,2,3", 15674 "EventCode": "0xB2", 15675 "EventName": "UNC_M3UPI_VERT_RING_BL_IN_USE.UP_ODD", 15676 "Experimental": "1", 15677 "PerPkg": "1", 15678 "PublicDescription": "Vertical BL Ring in Use : Up and Odd : Counts the number of cycles that the Vertical BL ring is being used at this ring stop. This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring. On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring. On the right side of the ring, this is reversed. The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring. In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.", 15679 "UMask": "0x2", 15680 "Unit": "M3UPI" 15681 }, 15682 { 15683 "BriefDescription": "Vertical IV Ring in Use : Down", 15684 "Counter": "0,1,2,3", 15685 "EventCode": "0xB3", 15686 "EventName": "UNC_M3UPI_VERT_RING_IV_IN_USE.DN", 15687 "Experimental": "1", 15688 "PerPkg": "1", 15689 "PublicDescription": "Vertical IV Ring in Use : Down : Counts the number of cycles that the Vertical IV ring is being used at this ring stop. This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop. There is only 1 IV ring. Therefore, if one wants to monitor the Even ring, they should select both UP_EVEN and DN_EVEN. To monitor the Odd ring, they should select both UP_ODD and DN_ODD.", 15690 "UMask": "0x4", 15691 "Unit": "M3UPI" 15692 }, 15693 { 15694 "BriefDescription": "Vertical IV Ring in Use : Up", 15695 "Counter": "0,1,2,3", 15696 "EventCode": "0xB3", 15697 "EventName": "UNC_M3UPI_VERT_RING_IV_IN_USE.UP", 15698 "Experimental": "1", 15699 "PerPkg": "1", 15700 "PublicDescription": "Vertical IV Ring in Use : Up : Counts the number of cycles that the Vertical IV ring is being used at this ring stop. This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop. There is only 1 IV ring. Therefore, if one wants to monitor the Even ring, they should select both UP_EVEN and DN_EVEN. To monitor the Odd ring, they should select both UP_ODD and DN_ODD.", 15701 "UMask": "0x1", 15702 "Unit": "M3UPI" 15703 }, 15704 { 15705 "BriefDescription": "Vertical TGC Ring In Use : Down and Even", 15706 "Counter": "0,1,2,3", 15707 "EventCode": "0xB5", 15708 "EventName": "UNC_M3UPI_VERT_RING_TGC_IN_USE.DN_EVEN", 15709 "Experimental": "1", 15710 "PerPkg": "1", 15711 "PublicDescription": "Vertical TGC Ring In Use : Down and Even : Counts the number of cycles that the Vertical TGC ring is being used at this ring stop. This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings in JKT -- a clockwise ring and a counter-clockwise ring. On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring. On the right side of the ring, this is reversed. The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring. In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.", 15712 "UMask": "0x4", 15713 "Unit": "M3UPI" 15714 }, 15715 { 15716 "BriefDescription": "Vertical TGC Ring In Use : Down and Odd", 15717 "Counter": "0,1,2,3", 15718 "EventCode": "0xB5", 15719 "EventName": "UNC_M3UPI_VERT_RING_TGC_IN_USE.DN_ODD", 15720 "Experimental": "1", 15721 "PerPkg": "1", 15722 "PublicDescription": "Vertical TGC Ring In Use : Down and Odd : Counts the number of cycles that the Vertical TGC ring is being used at this ring stop. This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings in JKT -- a clockwise ring and a counter-clockwise ring. On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring. On the right side of the ring, this is reversed. The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring. In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.", 15723 "UMask": "0x8", 15724 "Unit": "M3UPI" 15725 }, 15726 { 15727 "BriefDescription": "Vertical TGC Ring In Use : Up and Even", 15728 "Counter": "0,1,2,3", 15729 "EventCode": "0xB5", 15730 "EventName": "UNC_M3UPI_VERT_RING_TGC_IN_USE.UP_EVEN", 15731 "Experimental": "1", 15732 "PerPkg": "1", 15733 "PublicDescription": "Vertical TGC Ring In Use : Up and Even : Counts the number of cycles that the Vertical TGC ring is being used at this ring stop. This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings in JKT -- a clockwise ring and a counter-clockwise ring. On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring. On the right side of the ring, this is reversed. The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring. In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.", 15734 "UMask": "0x1", 15735 "Unit": "M3UPI" 15736 }, 15737 { 15738 "BriefDescription": "Vertical TGC Ring In Use : Up and Odd", 15739 "Counter": "0,1,2,3", 15740 "EventCode": "0xB5", 15741 "EventName": "UNC_M3UPI_VERT_RING_TGC_IN_USE.UP_ODD", 15742 "Experimental": "1", 15743 "PerPkg": "1", 15744 "PublicDescription": "Vertical TGC Ring In Use : Up and Odd : Counts the number of cycles that the Vertical TGC ring is being used at this ring stop. This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings in JKT -- a clockwise ring and a counter-clockwise ring. On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring. On the right side of the ring, this is reversed. The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring. In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.", 15745 "UMask": "0x2", 15746 "Unit": "M3UPI" 15747 }, 15748 { 15749 "BriefDescription": "VN0 Credit Used : WB on BL", 15750 "Counter": "0,1,2,3", 15751 "EventCode": "0x5B", 15752 "EventName": "UNC_M3UPI_VN0_CREDITS_USED.NCB", 15753 "Experimental": "1", 15754 "PerPkg": "1", 15755 "PublicDescription": "VN0 Credit Used : WB on BL : Number of times a VN0 credit was used on the DRS message channel. In order for a request to be transferred across UPI, it must be guaranteed to have a flit buffer on the remote socket to sink into. There are two credit pools, VNA and VN0. VNA is a shared pool used to achieve high performance. The VN0 pool has reserved entries for each message class and is used to prevent deadlock. Requests first attempt to acquire a VNA credit, and then fall back to VN0 if they fail. This counts the number of times a VN0 credit was used. Note that a single VN0 credit holds access to potentially multiple flit buffers. For example, a transfer that uses VNA could use 9 flit buffers and in that case uses 9 credits. A transfer on VN0 will only count a single credit even though it may use multiple buffers. : Data Response (WB) messages on BL. WB is generally used to transmit data with coherency. For example, remote reads and writes, or cache to cache transfers will transmit their data using WB.", 15756 "UMask": "0x10", 15757 "Unit": "M3UPI" 15758 }, 15759 { 15760 "BriefDescription": "VN0 Credit Used : NCB on BL", 15761 "Counter": "0,1,2,3", 15762 "EventCode": "0x5B", 15763 "EventName": "UNC_M3UPI_VN0_CREDITS_USED.NCS", 15764 "Experimental": "1", 15765 "PerPkg": "1", 15766 "PublicDescription": "VN0 Credit Used : NCB on BL : Number of times a VN0 credit was used on the DRS message channel. In order for a request to be transferred across UPI, it must be guaranteed to have a flit buffer on the remote socket to sink into. There are two credit pools, VNA and VN0. VNA is a shared pool used to achieve high performance. The VN0 pool has reserved entries for each message class and is used to prevent deadlock. Requests first attempt to acquire a VNA credit, and then fall back to VN0 if they fail. This counts the number of times a VN0 credit was used. Note that a single VN0 credit holds access to potentially multiple flit buffers. For example, a transfer that uses VNA could use 9 flit buffers and in that case uses 9 credits. A transfer on VN0 will only count a single credit even though it may use multiple buffers. : Non-Coherent Broadcast (NCB) messages on BL. NCB is generally used to transmit data without coherency. For example, non-coherent read data returns.", 15767 "UMask": "0x20", 15768 "Unit": "M3UPI" 15769 }, 15770 { 15771 "BriefDescription": "VN0 Credit Used : REQ on AD", 15772 "Counter": "0,1,2,3", 15773 "EventCode": "0x5B", 15774 "EventName": "UNC_M3UPI_VN0_CREDITS_USED.REQ", 15775 "Experimental": "1", 15776 "PerPkg": "1", 15777 "PublicDescription": "VN0 Credit Used : REQ on AD : Number of times a VN0 credit was used on the DRS message channel. In order for a request to be transferred across UPI, it must be guaranteed to have a flit buffer on the remote socket to sink into. There are two credit pools, VNA and VN0. VNA is a shared pool used to achieve high performance. The VN0 pool has reserved entries for each message class and is used to prevent deadlock. Requests first attempt to acquire a VNA credit, and then fall back to VN0 if they fail. This counts the number of times a VN0 credit was used. Note that a single VN0 credit holds access to potentially multiple flit buffers. For example, a transfer that uses VNA could use 9 flit buffers and in that case uses 9 credits. A transfer on VN0 will only count a single credit even though it may use multiple buffers. : Home (REQ) messages on AD. REQ is generally used to send requests, request responses, and snoop responses.", 15778 "UMask": "0x1", 15779 "Unit": "M3UPI" 15780 }, 15781 { 15782 "BriefDescription": "VN0 Credit Used : RSP on AD", 15783 "Counter": "0,1,2,3", 15784 "EventCode": "0x5B", 15785 "EventName": "UNC_M3UPI_VN0_CREDITS_USED.RSP", 15786 "Experimental": "1", 15787 "PerPkg": "1", 15788 "PublicDescription": "VN0 Credit Used : RSP on AD : Number of times a VN0 credit was used on the DRS message channel. In order for a request to be transferred across UPI, it must be guaranteed to have a flit buffer on the remote socket to sink into. There are two credit pools, VNA and VN0. VNA is a shared pool used to achieve high performance. The VN0 pool has reserved entries for each message class and is used to prevent deadlock. Requests first attempt to acquire a VNA credit, and then fall back to VN0 if they fail. This counts the number of times a VN0 credit was used. Note that a single VN0 credit holds access to potentially multiple flit buffers. For example, a transfer that uses VNA could use 9 flit buffers and in that case uses 9 credits. A transfer on VN0 will only count a single credit even though it may use multiple buffers. : Response (RSP) messages on AD. RSP packets are used to transmit a variety of protocol flits including grants and completions (CMP).", 15789 "UMask": "0x4", 15790 "Unit": "M3UPI" 15791 }, 15792 { 15793 "BriefDescription": "VN0 Credit Used : SNP on AD", 15794 "Counter": "0,1,2,3", 15795 "EventCode": "0x5B", 15796 "EventName": "UNC_M3UPI_VN0_CREDITS_USED.SNP", 15797 "Experimental": "1", 15798 "PerPkg": "1", 15799 "PublicDescription": "VN0 Credit Used : SNP on AD : Number of times a VN0 credit was used on the DRS message channel. In order for a request to be transferred across UPI, it must be guaranteed to have a flit buffer on the remote socket to sink into. There are two credit pools, VNA and VN0. VNA is a shared pool used to achieve high performance. The VN0 pool has reserved entries for each message class and is used to prevent deadlock. Requests first attempt to acquire a VNA credit, and then fall back to VN0 if they fail. This counts the number of times a VN0 credit was used. Note that a single VN0 credit holds access to potentially multiple flit buffers. For example, a transfer that uses VNA could use 9 flit buffers and in that case uses 9 credits. A transfer on VN0 will only count a single credit even though it may use multiple buffers. : Snoops (SNP) messages on AD. SNP is used for outgoing snoops.", 15800 "UMask": "0x2", 15801 "Unit": "M3UPI" 15802 }, 15803 { 15804 "BriefDescription": "VN0 Credit Used : RSP on BL", 15805 "Counter": "0,1,2,3", 15806 "EventCode": "0x5B", 15807 "EventName": "UNC_M3UPI_VN0_CREDITS_USED.WB", 15808 "Experimental": "1", 15809 "PerPkg": "1", 15810 "PublicDescription": "VN0 Credit Used : RSP on BL : Number of times a VN0 credit was used on the DRS message channel. In order for a request to be transferred across UPI, it must be guaranteed to have a flit buffer on the remote socket to sink into. There are two credit pools, VNA and VN0. VNA is a shared pool used to achieve high performance. The VN0 pool has reserved entries for each message class and is used to prevent deadlock. Requests first attempt to acquire a VNA credit, and then fall back to VN0 if they fail. This counts the number of times a VN0 credit was used. Note that a single VN0 credit holds access to potentially multiple flit buffers. For example, a transfer that uses VNA could use 9 flit buffers and in that case uses 9 credits. A transfer on VN0 will only count a single credit even though it may use multiple buffers. : Response (RSP) messages on BL. RSP packets are used to transmit a variety of protocol flits including grants and completions (CMP).", 15811 "UMask": "0x8", 15812 "Unit": "M3UPI" 15813 }, 15814 { 15815 "BriefDescription": "VN0 No Credits : WB on BL", 15816 "Counter": "0,1,2,3", 15817 "EventCode": "0x5D", 15818 "EventName": "UNC_M3UPI_VN0_NO_CREDITS.NCB", 15819 "Experimental": "1", 15820 "PerPkg": "1", 15821 "PublicDescription": "VN0 No Credits : WB on BL : Number of Cycles there were no VN0 Credits : Data Response (WB) messages on BL. WB is generally used to transmit data with coherency. For example, remote reads and writes, or cache to cache transfers will transmit their data using WB.", 15822 "UMask": "0x10", 15823 "Unit": "M3UPI" 15824 }, 15825 { 15826 "BriefDescription": "VN0 No Credits : NCB on BL", 15827 "Counter": "0,1,2,3", 15828 "EventCode": "0x5D", 15829 "EventName": "UNC_M3UPI_VN0_NO_CREDITS.NCS", 15830 "Experimental": "1", 15831 "PerPkg": "1", 15832 "PublicDescription": "VN0 No Credits : NCB on BL : Number of Cycles there were no VN0 Credits : Non-Coherent Broadcast (NCB) messages on BL. NCB is generally used to transmit data without coherency. For example, non-coherent read data returns.", 15833 "UMask": "0x20", 15834 "Unit": "M3UPI" 15835 }, 15836 { 15837 "BriefDescription": "VN0 No Credits : REQ on AD", 15838 "Counter": "0,1,2,3", 15839 "EventCode": "0x5D", 15840 "EventName": "UNC_M3UPI_VN0_NO_CREDITS.REQ", 15841 "Experimental": "1", 15842 "PerPkg": "1", 15843 "PublicDescription": "VN0 No Credits : REQ on AD : Number of Cycles there were no VN0 Credits : Home (REQ) messages on AD. REQ is generally used to send requests, request responses, and snoop responses.", 15844 "UMask": "0x1", 15845 "Unit": "M3UPI" 15846 }, 15847 { 15848 "BriefDescription": "VN0 No Credits : RSP on AD", 15849 "Counter": "0,1,2,3", 15850 "EventCode": "0x5D", 15851 "EventName": "UNC_M3UPI_VN0_NO_CREDITS.RSP", 15852 "Experimental": "1", 15853 "PerPkg": "1", 15854 "PublicDescription": "VN0 No Credits : RSP on AD : Number of Cycles there were no VN0 Credits : Response (RSP) messages on AD. RSP packets are used to transmit a variety of protocol flits including grants and completions (CMP).", 15855 "UMask": "0x4", 15856 "Unit": "M3UPI" 15857 }, 15858 { 15859 "BriefDescription": "VN0 No Credits : SNP on AD", 15860 "Counter": "0,1,2,3", 15861 "EventCode": "0x5D", 15862 "EventName": "UNC_M3UPI_VN0_NO_CREDITS.SNP", 15863 "Experimental": "1", 15864 "PerPkg": "1", 15865 "PublicDescription": "VN0 No Credits : SNP on AD : Number of Cycles there were no VN0 Credits : Snoops (SNP) messages on AD. SNP is used for outgoing snoops.", 15866 "UMask": "0x2", 15867 "Unit": "M3UPI" 15868 }, 15869 { 15870 "BriefDescription": "VN0 No Credits : RSP on BL", 15871 "Counter": "0,1,2,3", 15872 "EventCode": "0x5D", 15873 "EventName": "UNC_M3UPI_VN0_NO_CREDITS.WB", 15874 "Experimental": "1", 15875 "PerPkg": "1", 15876 "PublicDescription": "VN0 No Credits : RSP on BL : Number of Cycles there were no VN0 Credits : Response (RSP) messages on BL. RSP packets are used to transmit a variety of protocol flits including grants and completions (CMP).", 15877 "UMask": "0x8", 15878 "Unit": "M3UPI" 15879 }, 15880 { 15881 "BriefDescription": "VN1 Credit Used : WB on BL", 15882 "Counter": "0,1,2,3", 15883 "EventCode": "0x5C", 15884 "EventName": "UNC_M3UPI_VN1_CREDITS_USED.NCB", 15885 "Experimental": "1", 15886 "PerPkg": "1", 15887 "PublicDescription": "VN1 Credit Used : WB on BL : Number of times a VN1 credit was used on the WB message channel. In order for a request to be transferred across QPI, it must be guaranteed to have a flit buffer on the remote socket to sink into. There are two credit pools, VNA and VN1. VNA is a shared pool used to achieve high performance. The VN1 pool has reserved entries for each message class and is used to prevent deadlock. Requests first attempt to acquire a VNA credit, and then fall back to VN1 if they fail. This counts the number of times a VN1 credit was used. Note that a single VN1 credit holds access to potentially multiple flit buffers. For example, a transfer that uses VNA could use 9 flit buffers and in that case uses 9 credits. A transfer on VN1 will only count a single credit even though it may use multiple buffers. : Data Response (WB) messages on BL. WB is generally used to transmit data with coherency. For example, remote reads and writes, or cache to cache transfers will transmit their data using WB.", 15888 "UMask": "0x10", 15889 "Unit": "M3UPI" 15890 }, 15891 { 15892 "BriefDescription": "VN1 Credit Used : NCB on BL", 15893 "Counter": "0,1,2,3", 15894 "EventCode": "0x5C", 15895 "EventName": "UNC_M3UPI_VN1_CREDITS_USED.NCS", 15896 "Experimental": "1", 15897 "PerPkg": "1", 15898 "PublicDescription": "VN1 Credit Used : NCB on BL : Number of times a VN1 credit was used on the WB message channel. In order for a request to be transferred across QPI, it must be guaranteed to have a flit buffer on the remote socket to sink into. There are two credit pools, VNA and VN1. VNA is a shared pool used to achieve high performance. The VN1 pool has reserved entries for each message class and is used to prevent deadlock. Requests first attempt to acquire a VNA credit, and then fall back to VN1 if they fail. This counts the number of times a VN1 credit was used. Note that a single VN1 credit holds access to potentially multiple flit buffers. For example, a transfer that uses VNA could use 9 flit buffers and in that case uses 9 credits. A transfer on VN1 will only count a single credit even though it may use multiple buffers. : Non-Coherent Broadcast (NCB) messages on BL. NCB is generally used to transmit data without coherency. For example, non-coherent read data returns.", 15899 "UMask": "0x20", 15900 "Unit": "M3UPI" 15901 }, 15902 { 15903 "BriefDescription": "VN1 Credit Used : REQ on AD", 15904 "Counter": "0,1,2,3", 15905 "EventCode": "0x5C", 15906 "EventName": "UNC_M3UPI_VN1_CREDITS_USED.REQ", 15907 "Experimental": "1", 15908 "PerPkg": "1", 15909 "PublicDescription": "VN1 Credit Used : REQ on AD : Number of times a VN1 credit was used on the WB message channel. In order for a request to be transferred across QPI, it must be guaranteed to have a flit buffer on the remote socket to sink into. There are two credit pools, VNA and VN1. VNA is a shared pool used to achieve high performance. The VN1 pool has reserved entries for each message class and is used to prevent deadlock. Requests first attempt to acquire a VNA credit, and then fall back to VN1 if they fail. This counts the number of times a VN1 credit was used. Note that a single VN1 credit holds access to potentially multiple flit buffers. For example, a transfer that uses VNA could use 9 flit buffers and in that case uses 9 credits. A transfer on VN1 will only count a single credit even though it may use multiple buffers. : Home (REQ) messages on AD. REQ is generally used to send requests, request responses, and snoop responses.", 15910 "UMask": "0x1", 15911 "Unit": "M3UPI" 15912 }, 15913 { 15914 "BriefDescription": "VN1 Credit Used : RSP on AD", 15915 "Counter": "0,1,2,3", 15916 "EventCode": "0x5C", 15917 "EventName": "UNC_M3UPI_VN1_CREDITS_USED.RSP", 15918 "Experimental": "1", 15919 "PerPkg": "1", 15920 "PublicDescription": "VN1 Credit Used : RSP on AD : Number of times a VN1 credit was used on the WB message channel. In order for a request to be transferred across QPI, it must be guaranteed to have a flit buffer on the remote socket to sink into. There are two credit pools, VNA and VN1. VNA is a shared pool used to achieve high performance. The VN1 pool has reserved entries for each message class and is used to prevent deadlock. Requests first attempt to acquire a VNA credit, and then fall back to VN1 if they fail. This counts the number of times a VN1 credit was used. Note that a single VN1 credit holds access to potentially multiple flit buffers. For example, a transfer that uses VNA could use 9 flit buffers and in that case uses 9 credits. A transfer on VN1 will only count a single credit even though it may use multiple buffers. : Response (RSP) messages on AD. RSP packets are used to transmit a variety of protocol flits including grants and completions (CMP).", 15921 "UMask": "0x4", 15922 "Unit": "M3UPI" 15923 }, 15924 { 15925 "BriefDescription": "VN1 Credit Used : SNP on AD", 15926 "Counter": "0,1,2,3", 15927 "EventCode": "0x5C", 15928 "EventName": "UNC_M3UPI_VN1_CREDITS_USED.SNP", 15929 "Experimental": "1", 15930 "PerPkg": "1", 15931 "PublicDescription": "VN1 Credit Used : SNP on AD : Number of times a VN1 credit was used on the WB message channel. In order for a request to be transferred across QPI, it must be guaranteed to have a flit buffer on the remote socket to sink into. There are two credit pools, VNA and VN1. VNA is a shared pool used to achieve high performance. The VN1 pool has reserved entries for each message class and is used to prevent deadlock. Requests first attempt to acquire a VNA credit, and then fall back to VN1 if they fail. This counts the number of times a VN1 credit was used. Note that a single VN1 credit holds access to potentially multiple flit buffers. For example, a transfer that uses VNA could use 9 flit buffers and in that case uses 9 credits. A transfer on VN1 will only count a single credit even though it may use multiple buffers. : Snoops (SNP) messages on AD. SNP is used for outgoing snoops.", 15932 "UMask": "0x2", 15933 "Unit": "M3UPI" 15934 }, 15935 { 15936 "BriefDescription": "VN1 Credit Used : RSP on BL", 15937 "Counter": "0,1,2,3", 15938 "EventCode": "0x5C", 15939 "EventName": "UNC_M3UPI_VN1_CREDITS_USED.WB", 15940 "Experimental": "1", 15941 "PerPkg": "1", 15942 "PublicDescription": "VN1 Credit Used : RSP on BL : Number of times a VN1 credit was used on the WB message channel. In order for a request to be transferred across QPI, it must be guaranteed to have a flit buffer on the remote socket to sink into. There are two credit pools, VNA and VN1. VNA is a shared pool used to achieve high performance. The VN1 pool has reserved entries for each message class and is used to prevent deadlock. Requests first attempt to acquire a VNA credit, and then fall back to VN1 if they fail. This counts the number of times a VN1 credit was used. Note that a single VN1 credit holds access to potentially multiple flit buffers. For example, a transfer that uses VNA could use 9 flit buffers and in that case uses 9 credits. A transfer on VN1 will only count a single credit even though it may use multiple buffers. : Response (RSP) messages on BL. RSP packets are used to transmit a variety of protocol flits including grants and completions (CMP).", 15943 "UMask": "0x8", 15944 "Unit": "M3UPI" 15945 }, 15946 { 15947 "BriefDescription": "VN1 No Credits : WB on BL", 15948 "Counter": "0,1,2,3", 15949 "EventCode": "0x5E", 15950 "EventName": "UNC_M3UPI_VN1_NO_CREDITS.NCB", 15951 "Experimental": "1", 15952 "PerPkg": "1", 15953 "PublicDescription": "VN1 No Credits : WB on BL : Number of Cycles there were no VN1 Credits : Data Response (WB) messages on BL. WB is generally used to transmit data with coherency. For example, remote reads and writes, or cache to cache transfers will transmit their data using WB.", 15954 "UMask": "0x10", 15955 "Unit": "M3UPI" 15956 }, 15957 { 15958 "BriefDescription": "VN1 No Credits : NCB on BL", 15959 "Counter": "0,1,2,3", 15960 "EventCode": "0x5E", 15961 "EventName": "UNC_M3UPI_VN1_NO_CREDITS.NCS", 15962 "Experimental": "1", 15963 "PerPkg": "1", 15964 "PublicDescription": "VN1 No Credits : NCB on BL : Number of Cycles there were no VN1 Credits : Non-Coherent Broadcast (NCB) messages on BL. NCB is generally used to transmit data without coherency. For example, non-coherent read data returns.", 15965 "UMask": "0x20", 15966 "Unit": "M3UPI" 15967 }, 15968 { 15969 "BriefDescription": "VN1 No Credits : REQ on AD", 15970 "Counter": "0,1,2,3", 15971 "EventCode": "0x5E", 15972 "EventName": "UNC_M3UPI_VN1_NO_CREDITS.REQ", 15973 "Experimental": "1", 15974 "PerPkg": "1", 15975 "PublicDescription": "VN1 No Credits : REQ on AD : Number of Cycles there were no VN1 Credits : Home (REQ) messages on AD. REQ is generally used to send requests, request responses, and snoop responses.", 15976 "UMask": "0x1", 15977 "Unit": "M3UPI" 15978 }, 15979 { 15980 "BriefDescription": "VN1 No Credits : RSP on AD", 15981 "Counter": "0,1,2,3", 15982 "EventCode": "0x5E", 15983 "EventName": "UNC_M3UPI_VN1_NO_CREDITS.RSP", 15984 "Experimental": "1", 15985 "PerPkg": "1", 15986 "PublicDescription": "VN1 No Credits : RSP on AD : Number of Cycles there were no VN1 Credits : Response (RSP) messages on AD. RSP packets are used to transmit a variety of protocol flits including grants and completions (CMP).", 15987 "UMask": "0x4", 15988 "Unit": "M3UPI" 15989 }, 15990 { 15991 "BriefDescription": "VN1 No Credits : SNP on AD", 15992 "Counter": "0,1,2,3", 15993 "EventCode": "0x5E", 15994 "EventName": "UNC_M3UPI_VN1_NO_CREDITS.SNP", 15995 "Experimental": "1", 15996 "PerPkg": "1", 15997 "PublicDescription": "VN1 No Credits : SNP on AD : Number of Cycles there were no VN1 Credits : Snoops (SNP) messages on AD. SNP is used for outgoing snoops.", 15998 "UMask": "0x2", 15999 "Unit": "M3UPI" 16000 }, 16001 { 16002 "BriefDescription": "VN1 No Credits : RSP on BL", 16003 "Counter": "0,1,2,3", 16004 "EventCode": "0x5E", 16005 "EventName": "UNC_M3UPI_VN1_NO_CREDITS.WB", 16006 "Experimental": "1", 16007 "PerPkg": "1", 16008 "PublicDescription": "VN1 No Credits : RSP on BL : Number of Cycles there were no VN1 Credits : Response (RSP) messages on BL. RSP packets are used to transmit a variety of protocol flits including grants and completions (CMP).", 16009 "UMask": "0x8", 16010 "Unit": "M3UPI" 16011 }, 16012 { 16013 "BriefDescription": "UNC_M3UPI_WB_OCC_COMPARE.BOTHNONZERO_RT_EQ_LOCALDEST_VN0", 16014 "Counter": "0,1,2,3", 16015 "EventCode": "0x7E", 16016 "EventName": "UNC_M3UPI_WB_OCC_COMPARE.BOTHNONZERO_RT_EQ_LOCALDEST_VN0", 16017 "Experimental": "1", 16018 "PerPkg": "1", 16019 "UMask": "0x82", 16020 "Unit": "M3UPI" 16021 }, 16022 { 16023 "BriefDescription": "UNC_M3UPI_WB_OCC_COMPARE.BOTHNONZERO_RT_EQ_LOCALDEST_VN1", 16024 "Counter": "0,1,2,3", 16025 "EventCode": "0x7E", 16026 "EventName": "UNC_M3UPI_WB_OCC_COMPARE.BOTHNONZERO_RT_EQ_LOCALDEST_VN1", 16027 "Experimental": "1", 16028 "PerPkg": "1", 16029 "UMask": "0xa0", 16030 "Unit": "M3UPI" 16031 }, 16032 { 16033 "BriefDescription": "UNC_M3UPI_WB_OCC_COMPARE.BOTHNONZERO_RT_GT_LOCALDEST_VN0", 16034 "Counter": "0,1,2,3", 16035 "EventCode": "0x7E", 16036 "EventName": "UNC_M3UPI_WB_OCC_COMPARE.BOTHNONZERO_RT_GT_LOCALDEST_VN0", 16037 "Experimental": "1", 16038 "PerPkg": "1", 16039 "UMask": "0x81", 16040 "Unit": "M3UPI" 16041 }, 16042 { 16043 "BriefDescription": "UNC_M3UPI_WB_OCC_COMPARE.BOTHNONZERO_RT_GT_LOCALDEST_VN1", 16044 "Counter": "0,1,2,3", 16045 "EventCode": "0x7E", 16046 "EventName": "UNC_M3UPI_WB_OCC_COMPARE.BOTHNONZERO_RT_GT_LOCALDEST_VN1", 16047 "Experimental": "1", 16048 "PerPkg": "1", 16049 "UMask": "0x90", 16050 "Unit": "M3UPI" 16051 }, 16052 { 16053 "BriefDescription": "UNC_M3UPI_WB_OCC_COMPARE.BOTHNONZERO_RT_LT_LOCALDEST_VN0", 16054 "Counter": "0,1,2,3", 16055 "EventCode": "0x7E", 16056 "EventName": "UNC_M3UPI_WB_OCC_COMPARE.BOTHNONZERO_RT_LT_LOCALDEST_VN0", 16057 "Experimental": "1", 16058 "PerPkg": "1", 16059 "UMask": "0x84", 16060 "Unit": "M3UPI" 16061 }, 16062 { 16063 "BriefDescription": "UNC_M3UPI_WB_OCC_COMPARE.BOTHNONZERO_RT_LT_LOCALDEST_VN1", 16064 "Counter": "0,1,2,3", 16065 "EventCode": "0x7E", 16066 "EventName": "UNC_M3UPI_WB_OCC_COMPARE.BOTHNONZERO_RT_LT_LOCALDEST_VN1", 16067 "Experimental": "1", 16068 "PerPkg": "1", 16069 "UMask": "0xc0", 16070 "Unit": "M3UPI" 16071 }, 16072 { 16073 "BriefDescription": "UNC_M3UPI_WB_OCC_COMPARE.RT_EQ_LOCALDEST_VN0", 16074 "Counter": "0,1,2,3", 16075 "EventCode": "0x7E", 16076 "EventName": "UNC_M3UPI_WB_OCC_COMPARE.RT_EQ_LOCALDEST_VN0", 16077 "Experimental": "1", 16078 "PerPkg": "1", 16079 "UMask": "0x2", 16080 "Unit": "M3UPI" 16081 }, 16082 { 16083 "BriefDescription": "UNC_M3UPI_WB_OCC_COMPARE.RT_EQ_LOCALDEST_VN1", 16084 "Counter": "0,1,2,3", 16085 "EventCode": "0x7E", 16086 "EventName": "UNC_M3UPI_WB_OCC_COMPARE.RT_EQ_LOCALDEST_VN1", 16087 "Experimental": "1", 16088 "PerPkg": "1", 16089 "UMask": "0x20", 16090 "Unit": "M3UPI" 16091 }, 16092 { 16093 "BriefDescription": "UNC_M3UPI_WB_OCC_COMPARE.RT_GT_LOCALDEST_VN0", 16094 "Counter": "0,1,2,3", 16095 "EventCode": "0x7E", 16096 "EventName": "UNC_M3UPI_WB_OCC_COMPARE.RT_GT_LOCALDEST_VN0", 16097 "Experimental": "1", 16098 "PerPkg": "1", 16099 "UMask": "0x1", 16100 "Unit": "M3UPI" 16101 }, 16102 { 16103 "BriefDescription": "UNC_M3UPI_WB_OCC_COMPARE.RT_GT_LOCALDEST_VN1", 16104 "Counter": "0,1,2,3", 16105 "EventCode": "0x7E", 16106 "EventName": "UNC_M3UPI_WB_OCC_COMPARE.RT_GT_LOCALDEST_VN1", 16107 "Experimental": "1", 16108 "PerPkg": "1", 16109 "UMask": "0x10", 16110 "Unit": "M3UPI" 16111 }, 16112 { 16113 "BriefDescription": "UNC_M3UPI_WB_OCC_COMPARE.RT_LT_LOCALDEST_VN0", 16114 "Counter": "0,1,2,3", 16115 "EventCode": "0x7E", 16116 "EventName": "UNC_M3UPI_WB_OCC_COMPARE.RT_LT_LOCALDEST_VN0", 16117 "Experimental": "1", 16118 "PerPkg": "1", 16119 "UMask": "0x4", 16120 "Unit": "M3UPI" 16121 }, 16122 { 16123 "BriefDescription": "UNC_M3UPI_WB_OCC_COMPARE.RT_LT_LOCALDEST_VN1", 16124 "Counter": "0,1,2,3", 16125 "EventCode": "0x7E", 16126 "EventName": "UNC_M3UPI_WB_OCC_COMPARE.RT_LT_LOCALDEST_VN1", 16127 "Experimental": "1", 16128 "PerPkg": "1", 16129 "UMask": "0x40", 16130 "Unit": "M3UPI" 16131 }, 16132 { 16133 "BriefDescription": "UNC_M3UPI_WB_PENDING.LOCALDEST_VN0", 16134 "Counter": "0,1,2,3", 16135 "EventCode": "0x7D", 16136 "EventName": "UNC_M3UPI_WB_PENDING.LOCALDEST_VN0", 16137 "Experimental": "1", 16138 "PerPkg": "1", 16139 "UMask": "0x1", 16140 "Unit": "M3UPI" 16141 }, 16142 { 16143 "BriefDescription": "UNC_M3UPI_WB_PENDING.LOCALDEST_VN1", 16144 "Counter": "0,1,2,3", 16145 "EventCode": "0x7D", 16146 "EventName": "UNC_M3UPI_WB_PENDING.LOCALDEST_VN1", 16147 "Experimental": "1", 16148 "PerPkg": "1", 16149 "UMask": "0x10", 16150 "Unit": "M3UPI" 16151 }, 16152 { 16153 "BriefDescription": "UNC_M3UPI_WB_PENDING.LOCAL_AND_RT_VN0", 16154 "Counter": "0,1,2,3", 16155 "EventCode": "0x7D", 16156 "EventName": "UNC_M3UPI_WB_PENDING.LOCAL_AND_RT_VN0", 16157 "Experimental": "1", 16158 "PerPkg": "1", 16159 "UMask": "0x4", 16160 "Unit": "M3UPI" 16161 }, 16162 { 16163 "BriefDescription": "UNC_M3UPI_WB_PENDING.LOCAL_AND_RT_VN1", 16164 "Counter": "0,1,2,3", 16165 "EventCode": "0x7D", 16166 "EventName": "UNC_M3UPI_WB_PENDING.LOCAL_AND_RT_VN1", 16167 "Experimental": "1", 16168 "PerPkg": "1", 16169 "UMask": "0x40", 16170 "Unit": "M3UPI" 16171 }, 16172 { 16173 "BriefDescription": "UNC_M3UPI_WB_PENDING.ROUTETHRU_VN0", 16174 "Counter": "0,1,2,3", 16175 "EventCode": "0x7D", 16176 "EventName": "UNC_M3UPI_WB_PENDING.ROUTETHRU_VN0", 16177 "Experimental": "1", 16178 "PerPkg": "1", 16179 "UMask": "0x2", 16180 "Unit": "M3UPI" 16181 }, 16182 { 16183 "BriefDescription": "UNC_M3UPI_WB_PENDING.ROUTETHRU_VN1", 16184 "Counter": "0,1,2,3", 16185 "EventCode": "0x7D", 16186 "EventName": "UNC_M3UPI_WB_PENDING.ROUTETHRU_VN1", 16187 "Experimental": "1", 16188 "PerPkg": "1", 16189 "UMask": "0x20", 16190 "Unit": "M3UPI" 16191 }, 16192 { 16193 "BriefDescription": "UNC_M3UPI_WB_PENDING.WAITING4PULL_VN0", 16194 "Counter": "0,1,2,3", 16195 "EventCode": "0x7D", 16196 "EventName": "UNC_M3UPI_WB_PENDING.WAITING4PULL_VN0", 16197 "Experimental": "1", 16198 "PerPkg": "1", 16199 "UMask": "0x8", 16200 "Unit": "M3UPI" 16201 }, 16202 { 16203 "BriefDescription": "UNC_M3UPI_WB_PENDING.WAITING4PULL_VN1", 16204 "Counter": "0,1,2,3", 16205 "EventCode": "0x7D", 16206 "EventName": "UNC_M3UPI_WB_PENDING.WAITING4PULL_VN1", 16207 "Experimental": "1", 16208 "PerPkg": "1", 16209 "UMask": "0x80", 16210 "Unit": "M3UPI" 16211 }, 16212 { 16213 "BriefDescription": "UNC_M3UPI_XPT_PFTCH.ARB", 16214 "Counter": "0,1,2,3", 16215 "EventCode": "0x61", 16216 "EventName": "UNC_M3UPI_XPT_PFTCH.ARB", 16217 "Experimental": "1", 16218 "PerPkg": "1", 16219 "PublicDescription": ": xpt prefetch message is making arbitration request", 16220 "UMask": "0x4", 16221 "Unit": "M3UPI" 16222 }, 16223 { 16224 "BriefDescription": "UNC_M3UPI_XPT_PFTCH.ARRIVED", 16225 "Counter": "0,1,2,3", 16226 "EventCode": "0x61", 16227 "EventName": "UNC_M3UPI_XPT_PFTCH.ARRIVED", 16228 "Experimental": "1", 16229 "PerPkg": "1", 16230 "PublicDescription": ": xpt prefetch message arrived in ingress pipeline", 16231 "UMask": "0x1", 16232 "Unit": "M3UPI" 16233 }, 16234 { 16235 "BriefDescription": "UNC_M3UPI_XPT_PFTCH.BYPASS", 16236 "Counter": "0,1,2,3", 16237 "EventCode": "0x61", 16238 "EventName": "UNC_M3UPI_XPT_PFTCH.BYPASS", 16239 "Experimental": "1", 16240 "PerPkg": "1", 16241 "PublicDescription": ": xpt prefetch message took bypass path", 16242 "UMask": "0x2", 16243 "Unit": "M3UPI" 16244 }, 16245 { 16246 "BriefDescription": "UNC_M3UPI_XPT_PFTCH.FLITTED", 16247 "Counter": "0,1,2,3", 16248 "EventCode": "0x61", 16249 "EventName": "UNC_M3UPI_XPT_PFTCH.FLITTED", 16250 "Experimental": "1", 16251 "PerPkg": "1", 16252 "PublicDescription": ": xpt prefetch message was slotted into flit (non bypass)", 16253 "UMask": "0x10", 16254 "Unit": "M3UPI" 16255 }, 16256 { 16257 "BriefDescription": "UNC_M3UPI_XPT_PFTCH.LOST_ARB", 16258 "Counter": "0,1,2,3", 16259 "EventCode": "0x61", 16260 "EventName": "UNC_M3UPI_XPT_PFTCH.LOST_ARB", 16261 "Experimental": "1", 16262 "PerPkg": "1", 16263 "PublicDescription": ": xpt prefetch message lost arbitration", 16264 "UMask": "0x8", 16265 "Unit": "M3UPI" 16266 }, 16267 { 16268 "BriefDescription": "UNC_M3UPI_XPT_PFTCH.LOST_OLD", 16269 "Counter": "0,1,2,3", 16270 "EventCode": "0x61", 16271 "EventName": "UNC_M3UPI_XPT_PFTCH.LOST_OLD", 16272 "Experimental": "1", 16273 "PerPkg": "1", 16274 "PublicDescription": ": xpt prefetch message was dropped because it became too old", 16275 "UMask": "0x20", 16276 "Unit": "M3UPI" 16277 }, 16278 { 16279 "BriefDescription": "UNC_M3UPI_XPT_PFTCH.LOST_QFULL", 16280 "Counter": "0,1,2,3", 16281 "EventCode": "0x61", 16282 "EventName": "UNC_M3UPI_XPT_PFTCH.LOST_QFULL", 16283 "Experimental": "1", 16284 "PerPkg": "1", 16285 "PublicDescription": ": xpt prefetch message was dropped because it was overwritten by new message while prefetch queue was full", 16286 "UMask": "0x20", 16287 "Unit": "M3UPI" 16288 }, 16289 { 16290 "BriefDescription": "Number of kfclks", 16291 "Counter": "0,1,2,3", 16292 "EventCode": "0x01", 16293 "EventName": "UNC_UPI_CLOCKTICKS", 16294 "PerPkg": "1", 16295 "PublicDescription": "Number of kfclks : Counts the number of clocks in the UPI LL. This clock runs at 1/8th the GT/s speed of the UPI link. For example, a 8GT/s link will have qfclk or 1GHz. Current products do not support dynamic link speeds, so this frequency is fixed.", 16296 "Unit": "UPI" 16297 }, 16298 { 16299 "BriefDescription": "Direct packet attempts : D2C", 16300 "Counter": "0,1,2,3", 16301 "EventCode": "0x12", 16302 "EventName": "UNC_UPI_DIRECT_ATTEMPTS.D2C", 16303 "Experimental": "1", 16304 "PerPkg": "1", 16305 "PublicDescription": "Direct packet attempts : D2C : Counts the number of DRS packets that we attempted to do direct2core/direct2UPI on. There are 4 mutually exclusive filters. Filter [0] can be used to get successful spawns, while [1:3] provide the different failure cases. Note that this does not count packets that are not candidates for Direct2Core. The only candidates for Direct2Core are DRS packets destined for Cbos.", 16306 "UMask": "0x1", 16307 "Unit": "UPI" 16308 }, 16309 { 16310 "BriefDescription": "Direct packet attempts : D2K", 16311 "Counter": "0,1,2,3", 16312 "EventCode": "0x12", 16313 "EventName": "UNC_UPI_DIRECT_ATTEMPTS.D2K", 16314 "Experimental": "1", 16315 "PerPkg": "1", 16316 "PublicDescription": "Direct packet attempts : D2K : Counts the number of DRS packets that we attempted to do direct2core/direct2UPI on. There are 4 mutually exclusive filters. Filter [0] can be used to get successful spawns, while [1:3] provide the different failure cases. Note that this does not count packets that are not candidates for Direct2Core. The only candidates for Direct2Core are DRS packets destined for Cbos.", 16317 "UMask": "0x2", 16318 "Unit": "UPI" 16319 }, 16320 { 16321 "BriefDescription": "UNC_UPI_FLOWQ_NO_VNA_CRD.AD_VNA_EQ0", 16322 "Counter": "0,1,2,3", 16323 "EventCode": "0x18", 16324 "EventName": "UNC_UPI_FLOWQ_NO_VNA_CRD.AD_VNA_EQ0", 16325 "Experimental": "1", 16326 "PerPkg": "1", 16327 "UMask": "0x1", 16328 "Unit": "UPI" 16329 }, 16330 { 16331 "BriefDescription": "UNC_UPI_FLOWQ_NO_VNA_CRD.AD_VNA_EQ1", 16332 "Counter": "0,1,2,3", 16333 "EventCode": "0x18", 16334 "EventName": "UNC_UPI_FLOWQ_NO_VNA_CRD.AD_VNA_EQ1", 16335 "Experimental": "1", 16336 "PerPkg": "1", 16337 "UMask": "0x2", 16338 "Unit": "UPI" 16339 }, 16340 { 16341 "BriefDescription": "UNC_UPI_FLOWQ_NO_VNA_CRD.AD_VNA_EQ2", 16342 "Counter": "0,1,2,3", 16343 "EventCode": "0x18", 16344 "EventName": "UNC_UPI_FLOWQ_NO_VNA_CRD.AD_VNA_EQ2", 16345 "Experimental": "1", 16346 "PerPkg": "1", 16347 "UMask": "0x4", 16348 "Unit": "UPI" 16349 }, 16350 { 16351 "BriefDescription": "UNC_UPI_FLOWQ_NO_VNA_CRD.AK_VNA_EQ0", 16352 "Counter": "0,1,2,3", 16353 "EventCode": "0x18", 16354 "EventName": "UNC_UPI_FLOWQ_NO_VNA_CRD.AK_VNA_EQ0", 16355 "Experimental": "1", 16356 "PerPkg": "1", 16357 "UMask": "0x10", 16358 "Unit": "UPI" 16359 }, 16360 { 16361 "BriefDescription": "UNC_UPI_FLOWQ_NO_VNA_CRD.AK_VNA_EQ1", 16362 "Counter": "0,1,2,3", 16363 "EventCode": "0x18", 16364 "EventName": "UNC_UPI_FLOWQ_NO_VNA_CRD.AK_VNA_EQ1", 16365 "Experimental": "1", 16366 "PerPkg": "1", 16367 "UMask": "0x20", 16368 "Unit": "UPI" 16369 }, 16370 { 16371 "BriefDescription": "UNC_UPI_FLOWQ_NO_VNA_CRD.AK_VNA_EQ2", 16372 "Counter": "0,1,2,3", 16373 "EventCode": "0x18", 16374 "EventName": "UNC_UPI_FLOWQ_NO_VNA_CRD.AK_VNA_EQ2", 16375 "Experimental": "1", 16376 "PerPkg": "1", 16377 "UMask": "0x40", 16378 "Unit": "UPI" 16379 }, 16380 { 16381 "BriefDescription": "UNC_UPI_FLOWQ_NO_VNA_CRD.AK_VNA_EQ3", 16382 "Counter": "0,1,2,3", 16383 "EventCode": "0x18", 16384 "EventName": "UNC_UPI_FLOWQ_NO_VNA_CRD.AK_VNA_EQ3", 16385 "Experimental": "1", 16386 "PerPkg": "1", 16387 "UMask": "0x80", 16388 "Unit": "UPI" 16389 }, 16390 { 16391 "BriefDescription": "UNC_UPI_FLOWQ_NO_VNA_CRD.BL_VNA_EQ0", 16392 "Counter": "0,1,2,3", 16393 "EventCode": "0x18", 16394 "EventName": "UNC_UPI_FLOWQ_NO_VNA_CRD.BL_VNA_EQ0", 16395 "Experimental": "1", 16396 "PerPkg": "1", 16397 "UMask": "0x8", 16398 "Unit": "UPI" 16399 }, 16400 { 16401 "BriefDescription": "Cycles in L1", 16402 "Counter": "0,1,2,3", 16403 "EventCode": "0x21", 16404 "EventName": "UNC_UPI_L1_POWER_CYCLES", 16405 "PerPkg": "1", 16406 "PublicDescription": "Cycles in L1 : Number of UPI qfclk cycles spent in L1 power mode. L1 is a mode that totally shuts down a UPI link. Use edge detect to count the number of instances when the UPI link entered L1. Link power states are per link and per direction, so for example the Tx direction could be in one state while Rx was in another. Because L1 totally shuts down the link, it takes a good amount of time to exit this mode.", 16407 "Unit": "UPI" 16408 }, 16409 { 16410 "BriefDescription": "UNC_UPI_M3_BYP_BLOCKED.BGF_CRD", 16411 "Counter": "0,1,2,3", 16412 "EventCode": "0x14", 16413 "EventName": "UNC_UPI_M3_BYP_BLOCKED.BGF_CRD", 16414 "Experimental": "1", 16415 "PerPkg": "1", 16416 "UMask": "0x8", 16417 "Unit": "UPI" 16418 }, 16419 { 16420 "BriefDescription": "UNC_UPI_M3_BYP_BLOCKED.FLOWQ_AD_VNA_LE2", 16421 "Counter": "0,1,2,3", 16422 "EventCode": "0x14", 16423 "EventName": "UNC_UPI_M3_BYP_BLOCKED.FLOWQ_AD_VNA_LE2", 16424 "Experimental": "1", 16425 "PerPkg": "1", 16426 "UMask": "0x1", 16427 "Unit": "UPI" 16428 }, 16429 { 16430 "BriefDescription": "UNC_UPI_M3_BYP_BLOCKED.FLOWQ_AK_VNA_LE3", 16431 "Counter": "0,1,2,3", 16432 "EventCode": "0x14", 16433 "EventName": "UNC_UPI_M3_BYP_BLOCKED.FLOWQ_AK_VNA_LE3", 16434 "Experimental": "1", 16435 "PerPkg": "1", 16436 "UMask": "0x4", 16437 "Unit": "UPI" 16438 }, 16439 { 16440 "BriefDescription": "UNC_UPI_M3_BYP_BLOCKED.FLOWQ_BL_VNA_EQ0", 16441 "Counter": "0,1,2,3", 16442 "EventCode": "0x14", 16443 "EventName": "UNC_UPI_M3_BYP_BLOCKED.FLOWQ_BL_VNA_EQ0", 16444 "Experimental": "1", 16445 "PerPkg": "1", 16446 "UMask": "0x2", 16447 "Unit": "UPI" 16448 }, 16449 { 16450 "BriefDescription": "UNC_UPI_M3_BYP_BLOCKED.GV_BLOCK", 16451 "Counter": "0,1,2,3", 16452 "EventCode": "0x14", 16453 "EventName": "UNC_UPI_M3_BYP_BLOCKED.GV_BLOCK", 16454 "Experimental": "1", 16455 "PerPkg": "1", 16456 "UMask": "0x10", 16457 "Unit": "UPI" 16458 }, 16459 { 16460 "BriefDescription": "UNC_UPI_M3_CRD_RETURN_BLOCKED", 16461 "Counter": "0,1,2,3", 16462 "EventCode": "0x16", 16463 "EventName": "UNC_UPI_M3_CRD_RETURN_BLOCKED", 16464 "Experimental": "1", 16465 "PerPkg": "1", 16466 "Unit": "UPI" 16467 }, 16468 { 16469 "BriefDescription": "UNC_UPI_M3_RXQ_BLOCKED.BGF_CRD", 16470 "Counter": "0,1,2,3", 16471 "EventCode": "0x15", 16472 "EventName": "UNC_UPI_M3_RXQ_BLOCKED.BGF_CRD", 16473 "Experimental": "1", 16474 "PerPkg": "1", 16475 "UMask": "0x20", 16476 "Unit": "UPI" 16477 }, 16478 { 16479 "BriefDescription": "UNC_UPI_M3_RXQ_BLOCKED.FLOWQ_AD_VNA_BTW_2_THRESH", 16480 "Counter": "0,1,2,3", 16481 "EventCode": "0x15", 16482 "EventName": "UNC_UPI_M3_RXQ_BLOCKED.FLOWQ_AD_VNA_BTW_2_THRESH", 16483 "Experimental": "1", 16484 "PerPkg": "1", 16485 "UMask": "0x2", 16486 "Unit": "UPI" 16487 }, 16488 { 16489 "BriefDescription": "UNC_UPI_M3_RXQ_BLOCKED.FLOWQ_AD_VNA_LE2", 16490 "Counter": "0,1,2,3", 16491 "EventCode": "0x15", 16492 "EventName": "UNC_UPI_M3_RXQ_BLOCKED.FLOWQ_AD_VNA_LE2", 16493 "Experimental": "1", 16494 "PerPkg": "1", 16495 "UMask": "0x1", 16496 "Unit": "UPI" 16497 }, 16498 { 16499 "BriefDescription": "UNC_UPI_M3_RXQ_BLOCKED.FLOWQ_AK_VNA_LE3", 16500 "Counter": "0,1,2,3", 16501 "EventCode": "0x15", 16502 "EventName": "UNC_UPI_M3_RXQ_BLOCKED.FLOWQ_AK_VNA_LE3", 16503 "Experimental": "1", 16504 "PerPkg": "1", 16505 "UMask": "0x10", 16506 "Unit": "UPI" 16507 }, 16508 { 16509 "BriefDescription": "UNC_UPI_M3_RXQ_BLOCKED.FLOWQ_BL_VNA_BTW_0_THRESH", 16510 "Counter": "0,1,2,3", 16511 "EventCode": "0x15", 16512 "EventName": "UNC_UPI_M3_RXQ_BLOCKED.FLOWQ_BL_VNA_BTW_0_THRESH", 16513 "Experimental": "1", 16514 "PerPkg": "1", 16515 "UMask": "0x8", 16516 "Unit": "UPI" 16517 }, 16518 { 16519 "BriefDescription": "UNC_UPI_M3_RXQ_BLOCKED.FLOWQ_BL_VNA_EQ0", 16520 "Counter": "0,1,2,3", 16521 "EventCode": "0x15", 16522 "EventName": "UNC_UPI_M3_RXQ_BLOCKED.FLOWQ_BL_VNA_EQ0", 16523 "Experimental": "1", 16524 "PerPkg": "1", 16525 "UMask": "0x4", 16526 "Unit": "UPI" 16527 }, 16528 { 16529 "BriefDescription": "UNC_UPI_M3_RXQ_BLOCKED.GV_BLOCK", 16530 "Counter": "0,1,2,3", 16531 "EventCode": "0x15", 16532 "EventName": "UNC_UPI_M3_RXQ_BLOCKED.GV_BLOCK", 16533 "Experimental": "1", 16534 "PerPkg": "1", 16535 "UMask": "0x40", 16536 "Unit": "UPI" 16537 }, 16538 { 16539 "BriefDescription": "Cycles where phy is not in L0, L0c, L0p, L1", 16540 "Counter": "0,1,2,3", 16541 "EventCode": "0x20", 16542 "EventName": "UNC_UPI_PHY_INIT_CYCLES", 16543 "Experimental": "1", 16544 "PerPkg": "1", 16545 "Unit": "UPI" 16546 }, 16547 { 16548 "BriefDescription": "L1 Req Nack", 16549 "Counter": "0,1,2,3", 16550 "EventCode": "0x23", 16551 "EventName": "UNC_UPI_POWER_L1_NACK", 16552 "Experimental": "1", 16553 "PerPkg": "1", 16554 "PublicDescription": "L1 Req Nack : Counts the number of times a link sends/receives a LinkReqNAck. When the UPI links would like to change power state, the Tx side initiates a request to the Rx side requesting to change states. This requests can either be accepted or denied. If the Rx side replies with an Ack, the power mode will change. If it replies with NAck, no change will take place. This can be filtered based on Rx and Tx. An Rx LinkReqNAck refers to receiving an NAck (meaning this agent's Tx originally requested the power change). A Tx LinkReqNAck refers to sending this command (meaning the peer agent's Tx originally requested the power change and this agent accepted it).", 16555 "Unit": "UPI" 16556 }, 16557 { 16558 "BriefDescription": "L1 Req (same as L1 Ack).", 16559 "Counter": "0,1,2,3", 16560 "EventCode": "0x22", 16561 "EventName": "UNC_UPI_POWER_L1_REQ", 16562 "Experimental": "1", 16563 "PerPkg": "1", 16564 "PublicDescription": "L1 Req (same as L1 Ack). : Counts the number of times a link sends/receives a LinkReqAck. When the UPI links would like to change power state, the Tx side initiates a request to the Rx side requesting to change states. This requests can either be accepted or denied. If the Rx side replies with an Ack, the power mode will change. If it replies with NAck, no change will take place. This can be filtered based on Rx and Tx. An Rx LinkReqAck refers to receiving an Ack (meaning this agent's Tx originally requested the power change). A Tx LinkReqAck refers to sending this command (meaning the peer agent's Tx originally requested the power change and this agent accepted it).", 16565 "Unit": "UPI" 16566 }, 16567 { 16568 "BriefDescription": "UNC_UPI_REQ_SLOT2_FROM_M3.ACK", 16569 "Counter": "0,1,2,3", 16570 "EventCode": "0x46", 16571 "EventName": "UNC_UPI_REQ_SLOT2_FROM_M3.ACK", 16572 "Experimental": "1", 16573 "PerPkg": "1", 16574 "UMask": "0x8", 16575 "Unit": "UPI" 16576 }, 16577 { 16578 "BriefDescription": "UNC_UPI_REQ_SLOT2_FROM_M3.VN0", 16579 "Counter": "0,1,2,3", 16580 "EventCode": "0x46", 16581 "EventName": "UNC_UPI_REQ_SLOT2_FROM_M3.VN0", 16582 "Experimental": "1", 16583 "PerPkg": "1", 16584 "UMask": "0x2", 16585 "Unit": "UPI" 16586 }, 16587 { 16588 "BriefDescription": "UNC_UPI_REQ_SLOT2_FROM_M3.VN1", 16589 "Counter": "0,1,2,3", 16590 "EventCode": "0x46", 16591 "EventName": "UNC_UPI_REQ_SLOT2_FROM_M3.VN1", 16592 "Experimental": "1", 16593 "PerPkg": "1", 16594 "UMask": "0x4", 16595 "Unit": "UPI" 16596 }, 16597 { 16598 "BriefDescription": "UNC_UPI_REQ_SLOT2_FROM_M3.VNA", 16599 "Counter": "0,1,2,3", 16600 "EventCode": "0x46", 16601 "EventName": "UNC_UPI_REQ_SLOT2_FROM_M3.VNA", 16602 "Experimental": "1", 16603 "PerPkg": "1", 16604 "UMask": "0x1", 16605 "Unit": "UPI" 16606 }, 16607 { 16608 "BriefDescription": "Cycles in L0p", 16609 "Counter": "0,1,2,3", 16610 "EventCode": "0x25", 16611 "EventName": "UNC_UPI_RxL0P_POWER_CYCLES", 16612 "Experimental": "1", 16613 "PerPkg": "1", 16614 "PublicDescription": "Cycles in L0p : Number of UPI qfclk cycles spent in L0p power mode. L0p is a mode where we disable 1/2 of the UPI lanes, decreasing our bandwidth in order to save power. It increases snoop and data transfer latencies and decreases overall bandwidth. This mode can be very useful in NUMA optimized workloads that largely only utilize UPI for snoops and their responses. Use edge detect to count the number of instances when the UPI link entered L0p. Link power states are per link and per direction, so for example the Tx direction could be in one state while Rx was in another.", 16615 "Unit": "UPI" 16616 }, 16617 { 16618 "BriefDescription": "Cycles in L0", 16619 "Counter": "0,1,2,3", 16620 "EventCode": "0x24", 16621 "EventName": "UNC_UPI_RxL0_POWER_CYCLES", 16622 "Experimental": "1", 16623 "PerPkg": "1", 16624 "PublicDescription": "Cycles in L0 : Number of UPI qfclk cycles spent in L0 power mode in the Link Layer. L0 is the default mode which provides the highest performance with the most power. Use edge detect to count the number of instances that the link entered L0. Link power states are per link and per direction, so for example the Tx direction could be in one state while Rx was in another. The phy layer sometimes leaves L0 for training, which will not be captured by this event.", 16625 "Unit": "UPI" 16626 }, 16627 { 16628 "BriefDescription": "Matches on Receive path of a UPI Port : Non-Coherent Bypass", 16629 "Counter": "0,1,2,3", 16630 "EventCode": "0x05", 16631 "EventName": "UNC_UPI_RxL_BASIC_HDR_MATCH.NCB", 16632 "Experimental": "1", 16633 "PerPkg": "1", 16634 "PublicDescription": "Matches on Receive path of a UPI Port : Non-Coherent Bypass : Matches on Receive path of a UPI port. Match based on UMask specific bits: Z: Message Class (3-bit) Y: Message Class Enable W: Opcode (4-bit) V: Opcode Enable U: Local Enable T: Remote Enable S: Data Hdr Enable R: Non-Data Hdr Enable Q: Dual Slot Hdr Enable P: Single Slot Hdr Enable Link Layer control types are excluded (LL CTRL, slot NULL, LLCRD) even under specific opcode match_en cases. Note: If Message Class is disabled, we expect opcode to also be disabled.", 16635 "UMask": "0xe", 16636 "Unit": "UPI" 16637 }, 16638 { 16639 "BriefDescription": "Matches on Receive path of a UPI Port : Non-Coherent Bypass, Match Opcode", 16640 "Counter": "0,1,2,3", 16641 "EventCode": "0x05", 16642 "EventName": "UNC_UPI_RxL_BASIC_HDR_MATCH.NCB_OPC", 16643 "Experimental": "1", 16644 "PerPkg": "1", 16645 "PublicDescription": "Matches on Receive path of a UPI Port : Non-Coherent Bypass, Match Opcode : Matches on Receive path of a UPI port. Match based on UMask specific bits: Z: Message Class (3-bit) Y: Message Class Enable W: Opcode (4-bit) V: Opcode Enable U: Local Enable T: Remote Enable S: Data Hdr Enable R: Non-Data Hdr Enable Q: Dual Slot Hdr Enable P: Single Slot Hdr Enable Link Layer control types are excluded (LL CTRL, slot NULL, LLCRD) even under specific opcode match_en cases. Note: If Message Class is disabled, we expect opcode to also be disabled.", 16646 "UMask": "0x10e", 16647 "Unit": "UPI" 16648 }, 16649 { 16650 "BriefDescription": "Matches on Receive path of a UPI Port : Non-Coherent Standard", 16651 "Counter": "0,1,2,3", 16652 "EventCode": "0x05", 16653 "EventName": "UNC_UPI_RxL_BASIC_HDR_MATCH.NCS", 16654 "Experimental": "1", 16655 "PerPkg": "1", 16656 "PublicDescription": "Matches on Receive path of a UPI Port : Non-Coherent Standard : Matches on Receive path of a UPI port. Match based on UMask specific bits: Z: Message Class (3-bit) Y: Message Class Enable W: Opcode (4-bit) V: Opcode Enable U: Local Enable T: Remote Enable S: Data Hdr Enable R: Non-Data Hdr Enable Q: Dual Slot Hdr Enable P: Single Slot Hdr Enable Link Layer control types are excluded (LL CTRL, slot NULL, LLCRD) even under specific opcode match_en cases. Note: If Message Class is disabled, we expect opcode to also be disabled.", 16657 "UMask": "0xf", 16658 "Unit": "UPI" 16659 }, 16660 { 16661 "BriefDescription": "Matches on Receive path of a UPI Port : Non-Coherent Standard, Match Opcode", 16662 "Counter": "0,1,2,3", 16663 "EventCode": "0x05", 16664 "EventName": "UNC_UPI_RxL_BASIC_HDR_MATCH.NCS_OPC", 16665 "Experimental": "1", 16666 "PerPkg": "1", 16667 "PublicDescription": "Matches on Receive path of a UPI Port : Non-Coherent Standard, Match Opcode : Matches on Receive path of a UPI port. Match based on UMask specific bits: Z: Message Class (3-bit) Y: Message Class Enable W: Opcode (4-bit) V: Opcode Enable U: Local Enable T: Remote Enable S: Data Hdr Enable R: Non-Data Hdr Enable Q: Dual Slot Hdr Enable P: Single Slot Hdr Enable Link Layer control types are excluded (LL CTRL, slot NULL, LLCRD) even under specific opcode match_en cases. Note: If Message Class is disabled, we expect opcode to also be disabled.", 16668 "UMask": "0x10f", 16669 "Unit": "UPI" 16670 }, 16671 { 16672 "BriefDescription": "Matches on Receive path of a UPI Port : Request", 16673 "Counter": "0,1,2,3", 16674 "EventCode": "0x05", 16675 "EventName": "UNC_UPI_RxL_BASIC_HDR_MATCH.REQ", 16676 "Experimental": "1", 16677 "PerPkg": "1", 16678 "PublicDescription": "Matches on Receive path of a UPI Port : Request : Matches on Receive path of a UPI port. Match based on UMask specific bits: Z: Message Class (3-bit) Y: Message Class Enable W: Opcode (4-bit) V: Opcode Enable U: Local Enable T: Remote Enable S: Data Hdr Enable R: Non-Data Hdr Enable Q: Dual Slot Hdr Enable P: Single Slot Hdr Enable Link Layer control types are excluded (LL CTRL, slot NULL, LLCRD) even under specific opcode match_en cases. Note: If Message Class is disabled, we expect opcode to also be disabled.", 16679 "UMask": "0x8", 16680 "Unit": "UPI" 16681 }, 16682 { 16683 "BriefDescription": "Matches on Receive path of a UPI Port : Request, Match Opcode", 16684 "Counter": "0,1,2,3", 16685 "EventCode": "0x05", 16686 "EventName": "UNC_UPI_RxL_BASIC_HDR_MATCH.REQ_OPC", 16687 "Experimental": "1", 16688 "PerPkg": "1", 16689 "PublicDescription": "Matches on Receive path of a UPI Port : Request, Match Opcode : Matches on Receive path of a UPI port. Match based on UMask specific bits: Z: Message Class (3-bit) Y: Message Class Enable W: Opcode (4-bit) V: Opcode Enable U: Local Enable T: Remote Enable S: Data Hdr Enable R: Non-Data Hdr Enable Q: Dual Slot Hdr Enable P: Single Slot Hdr Enable Link Layer control types are excluded (LL CTRL, slot NULL, LLCRD) even under specific opcode match_en cases. Note: If Message Class is disabled, we expect opcode to also be disabled.", 16690 "UMask": "0x108", 16691 "Unit": "UPI" 16692 }, 16693 { 16694 "BriefDescription": "Matches on Receive path of a UPI Port : Response - Conflict", 16695 "Counter": "0,1,2,3", 16696 "EventCode": "0x05", 16697 "EventName": "UNC_UPI_RxL_BASIC_HDR_MATCH.RSPCNFLT", 16698 "Experimental": "1", 16699 "PerPkg": "1", 16700 "PublicDescription": "Matches on Receive path of a UPI Port : Response - Conflict : Matches on Receive path of a UPI port. Match based on UMask specific bits: Z: Message Class (3-bit) Y: Message Class Enable W: Opcode (4-bit) V: Opcode Enable U: Local Enable T: Remote Enable S: Data Hdr Enable R: Non-Data Hdr Enable Q: Dual Slot Hdr Enable P: Single Slot Hdr Enable Link Layer control types are excluded (LL CTRL, slot NULL, LLCRD) even under specific opcode match_en cases. Note: If Message Class is disabled, we expect opcode to also be disabled.", 16701 "UMask": "0x1aa", 16702 "Unit": "UPI" 16703 }, 16704 { 16705 "BriefDescription": "Matches on Receive path of a UPI Port : Response - Invalid", 16706 "Counter": "0,1,2,3", 16707 "EventCode": "0x05", 16708 "EventName": "UNC_UPI_RxL_BASIC_HDR_MATCH.RSPI", 16709 "Experimental": "1", 16710 "PerPkg": "1", 16711 "PublicDescription": "Matches on Receive path of a UPI Port : Response - Invalid : Matches on Receive path of a UPI port. Match based on UMask specific bits: Z: Message Class (3-bit) Y: Message Class Enable W: Opcode (4-bit) V: Opcode Enable U: Local Enable T: Remote Enable S: Data Hdr Enable R: Non-Data Hdr Enable Q: Dual Slot Hdr Enable P: Single Slot Hdr Enable Link Layer control types are excluded (LL CTRL, slot NULL, LLCRD) even under specific opcode match_en cases. Note: If Message Class is disabled, we expect opcode to also be disabled.", 16712 "UMask": "0x12a", 16713 "Unit": "UPI" 16714 }, 16715 { 16716 "BriefDescription": "Matches on Receive path of a UPI Port : Response - Data", 16717 "Counter": "0,1,2,3", 16718 "EventCode": "0x05", 16719 "EventName": "UNC_UPI_RxL_BASIC_HDR_MATCH.RSP_DATA", 16720 "Experimental": "1", 16721 "PerPkg": "1", 16722 "PublicDescription": "Matches on Receive path of a UPI Port : Response - Data : Matches on Receive path of a UPI port. Match based on UMask specific bits: Z: Message Class (3-bit) Y: Message Class Enable W: Opcode (4-bit) V: Opcode Enable U: Local Enable T: Remote Enable S: Data Hdr Enable R: Non-Data Hdr Enable Q: Dual Slot Hdr Enable P: Single Slot Hdr Enable Link Layer control types are excluded (LL CTRL, slot NULL, LLCRD) even under specific opcode match_en cases. Note: If Message Class is disabled, we expect opcode to also be disabled.", 16723 "UMask": "0xc", 16724 "Unit": "UPI" 16725 }, 16726 { 16727 "BriefDescription": "Matches on Receive path of a UPI Port : Response - Data, Match Opcode", 16728 "Counter": "0,1,2,3", 16729 "EventCode": "0x05", 16730 "EventName": "UNC_UPI_RxL_BASIC_HDR_MATCH.RSP_DATA_OPC", 16731 "Experimental": "1", 16732 "PerPkg": "1", 16733 "PublicDescription": "Matches on Receive path of a UPI Port : Response - Data, Match Opcode : Matches on Receive path of a UPI port. Match based on UMask specific bits: Z: Message Class (3-bit) Y: Message Class Enable W: Opcode (4-bit) V: Opcode Enable U: Local Enable T: Remote Enable S: Data Hdr Enable R: Non-Data Hdr Enable Q: Dual Slot Hdr Enable P: Single Slot Hdr Enable Link Layer control types are excluded (LL CTRL, slot NULL, LLCRD) even under specific opcode match_en cases. Note: If Message Class is disabled, we expect opcode to also be disabled.", 16734 "UMask": "0x10c", 16735 "Unit": "UPI" 16736 }, 16737 { 16738 "BriefDescription": "Matches on Receive path of a UPI Port : Response - No Data", 16739 "Counter": "0,1,2,3", 16740 "EventCode": "0x05", 16741 "EventName": "UNC_UPI_RxL_BASIC_HDR_MATCH.RSP_NODATA", 16742 "Experimental": "1", 16743 "PerPkg": "1", 16744 "PublicDescription": "Matches on Receive path of a UPI Port : Response - No Data : Matches on Receive path of a UPI port. Match based on UMask specific bits: Z: Message Class (3-bit) Y: Message Class Enable W: Opcode (4-bit) V: Opcode Enable U: Local Enable T: Remote Enable S: Data Hdr Enable R: Non-Data Hdr Enable Q: Dual Slot Hdr Enable P: Single Slot Hdr Enable Link Layer control types are excluded (LL CTRL, slot NULL, LLCRD) even under specific opcode match_en cases. Note: If Message Class is disabled, we expect opcode to also be disabled.", 16745 "UMask": "0xa", 16746 "Unit": "UPI" 16747 }, 16748 { 16749 "BriefDescription": "Matches on Receive path of a UPI Port : Response - No Data, Match Opcode", 16750 "Counter": "0,1,2,3", 16751 "EventCode": "0x05", 16752 "EventName": "UNC_UPI_RxL_BASIC_HDR_MATCH.RSP_NODATA_OPC", 16753 "Experimental": "1", 16754 "PerPkg": "1", 16755 "PublicDescription": "Matches on Receive path of a UPI Port : Response - No Data, Match Opcode : Matches on Receive path of a UPI port. Match based on UMask specific bits: Z: Message Class (3-bit) Y: Message Class Enable W: Opcode (4-bit) V: Opcode Enable U: Local Enable T: Remote Enable S: Data Hdr Enable R: Non-Data Hdr Enable Q: Dual Slot Hdr Enable P: Single Slot Hdr Enable Link Layer control types are excluded (LL CTRL, slot NULL, LLCRD) even under specific opcode match_en cases. Note: If Message Class is disabled, we expect opcode to also be disabled.", 16756 "UMask": "0x10a", 16757 "Unit": "UPI" 16758 }, 16759 { 16760 "BriefDescription": "Matches on Receive path of a UPI Port : Snoop", 16761 "Counter": "0,1,2,3", 16762 "EventCode": "0x05", 16763 "EventName": "UNC_UPI_RxL_BASIC_HDR_MATCH.SNP", 16764 "Experimental": "1", 16765 "PerPkg": "1", 16766 "PublicDescription": "Matches on Receive path of a UPI Port : Snoop : Matches on Receive path of a UPI port. Match based on UMask specific bits: Z: Message Class (3-bit) Y: Message Class Enable W: Opcode (4-bit) V: Opcode Enable U: Local Enable T: Remote Enable S: Data Hdr Enable R: Non-Data Hdr Enable Q: Dual Slot Hdr Enable P: Single Slot Hdr Enable Link Layer control types are excluded (LL CTRL, slot NULL, LLCRD) even under specific opcode match_en cases. Note: If Message Class is disabled, we expect opcode to also be disabled.", 16767 "UMask": "0x9", 16768 "Unit": "UPI" 16769 }, 16770 { 16771 "BriefDescription": "Matches on Receive path of a UPI Port : Snoop, Match Opcode", 16772 "Counter": "0,1,2,3", 16773 "EventCode": "0x05", 16774 "EventName": "UNC_UPI_RxL_BASIC_HDR_MATCH.SNP_OPC", 16775 "Experimental": "1", 16776 "PerPkg": "1", 16777 "PublicDescription": "Matches on Receive path of a UPI Port : Snoop, Match Opcode : Matches on Receive path of a UPI port. Match based on UMask specific bits: Z: Message Class (3-bit) Y: Message Class Enable W: Opcode (4-bit) V: Opcode Enable U: Local Enable T: Remote Enable S: Data Hdr Enable R: Non-Data Hdr Enable Q: Dual Slot Hdr Enable P: Single Slot Hdr Enable Link Layer control types are excluded (LL CTRL, slot NULL, LLCRD) even under specific opcode match_en cases. Note: If Message Class is disabled, we expect opcode to also be disabled.", 16778 "UMask": "0x109", 16779 "Unit": "UPI" 16780 }, 16781 { 16782 "BriefDescription": "Matches on Receive path of a UPI Port : Writeback", 16783 "Counter": "0,1,2,3", 16784 "EventCode": "0x05", 16785 "EventName": "UNC_UPI_RxL_BASIC_HDR_MATCH.WB", 16786 "Experimental": "1", 16787 "PerPkg": "1", 16788 "PublicDescription": "Matches on Receive path of a UPI Port : Writeback : Matches on Receive path of a UPI port. Match based on UMask specific bits: Z: Message Class (3-bit) Y: Message Class Enable W: Opcode (4-bit) V: Opcode Enable U: Local Enable T: Remote Enable S: Data Hdr Enable R: Non-Data Hdr Enable Q: Dual Slot Hdr Enable P: Single Slot Hdr Enable Link Layer control types are excluded (LL CTRL, slot NULL, LLCRD) even under specific opcode match_en cases. Note: If Message Class is disabled, we expect opcode to also be disabled.", 16789 "UMask": "0xd", 16790 "Unit": "UPI" 16791 }, 16792 { 16793 "BriefDescription": "Matches on Receive path of a UPI Port : Writeback, Match Opcode", 16794 "Counter": "0,1,2,3", 16795 "EventCode": "0x05", 16796 "EventName": "UNC_UPI_RxL_BASIC_HDR_MATCH.WB_OPC", 16797 "Experimental": "1", 16798 "PerPkg": "1", 16799 "PublicDescription": "Matches on Receive path of a UPI Port : Writeback, Match Opcode : Matches on Receive path of a UPI port. Match based on UMask specific bits: Z: Message Class (3-bit) Y: Message Class Enable W: Opcode (4-bit) V: Opcode Enable U: Local Enable T: Remote Enable S: Data Hdr Enable R: Non-Data Hdr Enable Q: Dual Slot Hdr Enable P: Single Slot Hdr Enable Link Layer control types are excluded (LL CTRL, slot NULL, LLCRD) even under specific opcode match_en cases. Note: If Message Class is disabled, we expect opcode to also be disabled.", 16800 "UMask": "0x10d", 16801 "Unit": "UPI" 16802 }, 16803 { 16804 "BriefDescription": "RxQ Flit Buffer Bypassed : Slot 0", 16805 "Counter": "0,1,2,3", 16806 "EventCode": "0x31", 16807 "EventName": "UNC_UPI_RxL_BYPASSED.SLOT0", 16808 "Experimental": "1", 16809 "PerPkg": "1", 16810 "PublicDescription": "RxQ Flit Buffer Bypassed : Slot 0 : Counts the number of times that an incoming flit was able to bypass the flit buffer and pass directly across the BGF and into the Egress. This is a latency optimization, and should generally be the common case. If this value is less than the number of flits transferred, it implies that there was queueing getting onto the ring, and thus the transactions saw higher latency.", 16811 "UMask": "0x1", 16812 "Unit": "UPI" 16813 }, 16814 { 16815 "BriefDescription": "RxQ Flit Buffer Bypassed : Slot 1", 16816 "Counter": "0,1,2,3", 16817 "EventCode": "0x31", 16818 "EventName": "UNC_UPI_RxL_BYPASSED.SLOT1", 16819 "Experimental": "1", 16820 "PerPkg": "1", 16821 "PublicDescription": "RxQ Flit Buffer Bypassed : Slot 1 : Counts the number of times that an incoming flit was able to bypass the flit buffer and pass directly across the BGF and into the Egress. This is a latency optimization, and should generally be the common case. If this value is less than the number of flits transferred, it implies that there was queueing getting onto the ring, and thus the transactions saw higher latency.", 16822 "UMask": "0x2", 16823 "Unit": "UPI" 16824 }, 16825 { 16826 "BriefDescription": "RxQ Flit Buffer Bypassed : Slot 2", 16827 "Counter": "0,1,2,3", 16828 "EventCode": "0x31", 16829 "EventName": "UNC_UPI_RxL_BYPASSED.SLOT2", 16830 "Experimental": "1", 16831 "PerPkg": "1", 16832 "PublicDescription": "RxQ Flit Buffer Bypassed : Slot 2 : Counts the number of times that an incoming flit was able to bypass the flit buffer and pass directly across the BGF and into the Egress. This is a latency optimization, and should generally be the common case. If this value is less than the number of flits transferred, it implies that there was queueing getting onto the ring, and thus the transactions saw higher latency.", 16833 "UMask": "0x4", 16834 "Unit": "UPI" 16835 }, 16836 { 16837 "BriefDescription": "CRC Errors Detected", 16838 "Counter": "0,1,2,3", 16839 "EventCode": "0x0B", 16840 "EventName": "UNC_UPI_RxL_CRC_ERRORS", 16841 "Experimental": "1", 16842 "PerPkg": "1", 16843 "PublicDescription": "CRC Errors Detected : Number of CRC errors detected in the UPI Agent. Each UPI flit incorporates 8 bits of CRC for error detection. This counts the number of flits where the CRC was able to detect an error. After an error has been detected, the UPI agent will send a request to the transmitting socket to resend the flit (as well as any flits that came after it).", 16844 "Unit": "UPI" 16845 }, 16846 { 16847 "BriefDescription": "LLR Requests Sent", 16848 "Counter": "0,1,2,3", 16849 "EventCode": "0x08", 16850 "EventName": "UNC_UPI_RxL_CRC_LLR_REQ_TRANSMIT", 16851 "Experimental": "1", 16852 "PerPkg": "1", 16853 "PublicDescription": "LLR Requests Sent : Number of LLR Requests were transmitted. This should generally be <= the number of CRC errors detected. If multiple errors are detected before the Rx side receives a LLC_REQ_ACK from the Tx side, there is no need to send more LLR_REQ_NACKs.", 16854 "Unit": "UPI" 16855 }, 16856 { 16857 "BriefDescription": "VN0 Credit Consumed", 16858 "Counter": "0,1,2,3", 16859 "EventCode": "0x39", 16860 "EventName": "UNC_UPI_RxL_CREDITS_CONSUMED_VN0", 16861 "Experimental": "1", 16862 "PerPkg": "1", 16863 "PublicDescription": "VN0 Credit Consumed : Counts the number of times that an RxQ VN0 credit was consumed (i.e. message uses a VN0 credit for the Rx Buffer). This includes packets that went through the RxQ and those that were bypasssed.", 16864 "Unit": "UPI" 16865 }, 16866 { 16867 "BriefDescription": "VN1 Credit Consumed", 16868 "Counter": "0,1,2,3", 16869 "EventCode": "0x3A", 16870 "EventName": "UNC_UPI_RxL_CREDITS_CONSUMED_VN1", 16871 "Experimental": "1", 16872 "PerPkg": "1", 16873 "PublicDescription": "VN1 Credit Consumed : Counts the number of times that an RxQ VN1 credit was consumed (i.e. message uses a VN1 credit for the Rx Buffer). This includes packets that went through the RxQ and those that were bypasssed.", 16874 "Unit": "UPI" 16875 }, 16876 { 16877 "BriefDescription": "VNA Credit Consumed", 16878 "Counter": "0,1,2,3", 16879 "EventCode": "0x38", 16880 "EventName": "UNC_UPI_RxL_CREDITS_CONSUMED_VNA", 16881 "Experimental": "1", 16882 "PerPkg": "1", 16883 "PublicDescription": "VNA Credit Consumed : Counts the number of times that an RxQ VNA credit was consumed (i.e. message uses a VNA credit for the Rx Buffer). This includes packets that went through the RxQ and those that were bypasssed.", 16884 "Unit": "UPI" 16885 }, 16886 { 16887 "BriefDescription": "Valid Flits Received : All Data", 16888 "Counter": "0,1,2,3", 16889 "EventCode": "0x03", 16890 "EventName": "UNC_UPI_RxL_FLITS.ALL_DATA", 16891 "PerPkg": "1", 16892 "PublicDescription": "Valid Flits Received : All Data : Shows legal flit time (hides impact of L0p and L0c).", 16893 "UMask": "0xf", 16894 "Unit": "UPI" 16895 }, 16896 { 16897 "BriefDescription": "Valid Flits Received : Null FLITs received from any slot", 16898 "Counter": "0,1,2,3", 16899 "EventCode": "0x03", 16900 "EventName": "UNC_UPI_RxL_FLITS.ALL_NULL", 16901 "PerPkg": "1", 16902 "PublicDescription": "Valid Flits Received : Null FLITs received from any slot : Shows legal flit time (hides impact of L0p and L0c).", 16903 "UMask": "0x27", 16904 "Unit": "UPI" 16905 }, 16906 { 16907 "BriefDescription": "Valid Flits Received : Data", 16908 "Counter": "0,1,2,3", 16909 "EventCode": "0x03", 16910 "EventName": "UNC_UPI_RxL_FLITS.DATA", 16911 "Experimental": "1", 16912 "PerPkg": "1", 16913 "PublicDescription": "Valid Flits Received : Data : Shows legal flit time (hides impact of L0p and L0c). : Count Data Flits (which consume all slots), but how much to count is based on Slot0-2 mask, so count can be 0-3 depending on which slots are enabled for counting..", 16914 "UMask": "0x8", 16915 "Unit": "UPI" 16916 }, 16917 { 16918 "BriefDescription": "Valid Flits Received : Null FLITs received from any slot", 16919 "Counter": "0,1,2,3", 16920 "EventCode": "0x03", 16921 "EventName": "UNC_UPI_RxL_FLITS.IDLE", 16922 "Experimental": "1", 16923 "PerPkg": "1", 16924 "PublicDescription": "Valid Flits Received : Null FLITs received from any slot : Shows legal flit time (hides impact of L0p and L0c).", 16925 "UMask": "0x47", 16926 "Unit": "UPI" 16927 }, 16928 { 16929 "BriefDescription": "Valid Flits Received : LLCRD Not Empty", 16930 "Counter": "0,1,2,3", 16931 "EventCode": "0x03", 16932 "EventName": "UNC_UPI_RxL_FLITS.LLCRD", 16933 "Experimental": "1", 16934 "PerPkg": "1", 16935 "PublicDescription": "Valid Flits Received : LLCRD Not Empty : Shows legal flit time (hides impact of L0p and L0c). : Enables counting of LLCRD (with non-zero payload). This only applies to slot 2 since LLCRD is only allowed in slot 2", 16936 "UMask": "0x10", 16937 "Unit": "UPI" 16938 }, 16939 { 16940 "BriefDescription": "Valid Flits Received : LLCTRL", 16941 "Counter": "0,1,2,3", 16942 "EventCode": "0x03", 16943 "EventName": "UNC_UPI_RxL_FLITS.LLCTRL", 16944 "Experimental": "1", 16945 "PerPkg": "1", 16946 "PublicDescription": "Valid Flits Received : LLCTRL : Shows legal flit time (hides impact of L0p and L0c). : Equivalent to an idle packet. Enables counting of slot 0 LLCTRL messages.", 16947 "UMask": "0x40", 16948 "Unit": "UPI" 16949 }, 16950 { 16951 "BriefDescription": "Valid Flits Received : All Non Data", 16952 "Counter": "0,1,2,3", 16953 "EventCode": "0x03", 16954 "EventName": "UNC_UPI_RxL_FLITS.NON_DATA", 16955 "PerPkg": "1", 16956 "PublicDescription": "Valid Flits Received : All Non Data : Shows legal flit time (hides impact of L0p and L0c).", 16957 "UMask": "0x97", 16958 "Unit": "UPI" 16959 }, 16960 { 16961 "BriefDescription": "Valid Flits Received : Slot NULL or LLCRD Empty", 16962 "Counter": "0,1,2,3", 16963 "EventCode": "0x03", 16964 "EventName": "UNC_UPI_RxL_FLITS.NULL", 16965 "Experimental": "1", 16966 "PerPkg": "1", 16967 "PublicDescription": "Valid Flits Received : Slot NULL or LLCRD Empty : Shows legal flit time (hides impact of L0p and L0c). : LLCRD with all zeros is treated as NULL. Slot 1 is not treated as NULL if slot 0 is a dual slot. This can apply to slot 0,1, or 2.", 16968 "UMask": "0x20", 16969 "Unit": "UPI" 16970 }, 16971 { 16972 "BriefDescription": "Valid Flits Received : Protocol Header", 16973 "Counter": "0,1,2,3", 16974 "EventCode": "0x03", 16975 "EventName": "UNC_UPI_RxL_FLITS.PROTHDR", 16976 "Experimental": "1", 16977 "PerPkg": "1", 16978 "PublicDescription": "Valid Flits Received : Protocol Header : Shows legal flit time (hides impact of L0p and L0c). : Enables count of protocol headers in slot 0,1,2 (depending on slot uMask bits)", 16979 "UMask": "0x80", 16980 "Unit": "UPI" 16981 }, 16982 { 16983 "BriefDescription": "Valid Flits Received : Slot 0", 16984 "Counter": "0,1,2,3", 16985 "EventCode": "0x03", 16986 "EventName": "UNC_UPI_RxL_FLITS.SLOT0", 16987 "Experimental": "1", 16988 "PerPkg": "1", 16989 "PublicDescription": "Valid Flits Received : Slot 0 : Shows legal flit time (hides impact of L0p and L0c). : Count Slot 0 - Other mask bits determine types of headers to count.", 16990 "UMask": "0x1", 16991 "Unit": "UPI" 16992 }, 16993 { 16994 "BriefDescription": "Valid Flits Received : Slot 1", 16995 "Counter": "0,1,2,3", 16996 "EventCode": "0x03", 16997 "EventName": "UNC_UPI_RxL_FLITS.SLOT1", 16998 "Experimental": "1", 16999 "PerPkg": "1", 17000 "PublicDescription": "Valid Flits Received : Slot 1 : Shows legal flit time (hides impact of L0p and L0c). : Count Slot 1 - Other mask bits determine types of headers to count.", 17001 "UMask": "0x2", 17002 "Unit": "UPI" 17003 }, 17004 { 17005 "BriefDescription": "Valid Flits Received : Slot 2", 17006 "Counter": "0,1,2,3", 17007 "EventCode": "0x03", 17008 "EventName": "UNC_UPI_RxL_FLITS.SLOT2", 17009 "Experimental": "1", 17010 "PerPkg": "1", 17011 "PublicDescription": "Valid Flits Received : Slot 2 : Shows legal flit time (hides impact of L0p and L0c). : Count Slot 2 - Other mask bits determine types of headers to count.", 17012 "UMask": "0x4", 17013 "Unit": "UPI" 17014 }, 17015 { 17016 "BriefDescription": "RxQ Flit Buffer Allocations : Slot 0", 17017 "Counter": "0,1,2,3", 17018 "EventCode": "0x30", 17019 "EventName": "UNC_UPI_RxL_INSERTS.SLOT0", 17020 "Experimental": "1", 17021 "PerPkg": "1", 17022 "PublicDescription": "RxQ Flit Buffer Allocations : Slot 0 : Number of allocations into the UPI Rx Flit Buffer. Generally, when data is transmitted across UPI, it will bypass the RxQ and pass directly to the ring interface. If things back up getting transmitted onto the ring, however, it may need to allocate into this buffer, thus increasing the latency. This event can be used in conjunction with the Flit Buffer Occupancy event in order to calculate the average flit buffer lifetime.", 17023 "UMask": "0x1", 17024 "Unit": "UPI" 17025 }, 17026 { 17027 "BriefDescription": "RxQ Flit Buffer Allocations : Slot 1", 17028 "Counter": "0,1,2,3", 17029 "EventCode": "0x30", 17030 "EventName": "UNC_UPI_RxL_INSERTS.SLOT1", 17031 "Experimental": "1", 17032 "PerPkg": "1", 17033 "PublicDescription": "RxQ Flit Buffer Allocations : Slot 1 : Number of allocations into the UPI Rx Flit Buffer. Generally, when data is transmitted across UPI, it will bypass the RxQ and pass directly to the ring interface. If things back up getting transmitted onto the ring, however, it may need to allocate into this buffer, thus increasing the latency. This event can be used in conjunction with the Flit Buffer Occupancy event in order to calculate the average flit buffer lifetime.", 17034 "UMask": "0x2", 17035 "Unit": "UPI" 17036 }, 17037 { 17038 "BriefDescription": "RxQ Flit Buffer Allocations : Slot 2", 17039 "Counter": "0,1,2,3", 17040 "EventCode": "0x30", 17041 "EventName": "UNC_UPI_RxL_INSERTS.SLOT2", 17042 "Experimental": "1", 17043 "PerPkg": "1", 17044 "PublicDescription": "RxQ Flit Buffer Allocations : Slot 2 : Number of allocations into the UPI Rx Flit Buffer. Generally, when data is transmitted across UPI, it will bypass the RxQ and pass directly to the ring interface. If things back up getting transmitted onto the ring, however, it may need to allocate into this buffer, thus increasing the latency. This event can be used in conjunction with the Flit Buffer Occupancy event in order to calculate the average flit buffer lifetime.", 17045 "UMask": "0x4", 17046 "Unit": "UPI" 17047 }, 17048 { 17049 "BriefDescription": "RxQ Occupancy - All Packets : Slot 0", 17050 "Counter": "0,1,2,3", 17051 "EventCode": "0x32", 17052 "EventName": "UNC_UPI_RxL_OCCUPANCY.SLOT0", 17053 "Experimental": "1", 17054 "PerPkg": "1", 17055 "PublicDescription": "RxQ Occupancy - All Packets : Slot 0 : Accumulates the number of elements in the UPI RxQ in each cycle. Generally, when data is transmitted across UPI, it will bypass the RxQ and pass directly to the ring interface. If things back up getting transmitted onto the ring, however, it may need to allocate into this buffer, thus increasing the latency. This event can be used in conjunction with the Flit Buffer Not Empty event to calculate average occupancy, or with the Flit Buffer Allocations event to track average lifetime.", 17056 "UMask": "0x1", 17057 "Unit": "UPI" 17058 }, 17059 { 17060 "BriefDescription": "RxQ Occupancy - All Packets : Slot 1", 17061 "Counter": "0,1,2,3", 17062 "EventCode": "0x32", 17063 "EventName": "UNC_UPI_RxL_OCCUPANCY.SLOT1", 17064 "Experimental": "1", 17065 "PerPkg": "1", 17066 "PublicDescription": "RxQ Occupancy - All Packets : Slot 1 : Accumulates the number of elements in the UPI RxQ in each cycle. Generally, when data is transmitted across UPI, it will bypass the RxQ and pass directly to the ring interface. If things back up getting transmitted onto the ring, however, it may need to allocate into this buffer, thus increasing the latency. This event can be used in conjunction with the Flit Buffer Not Empty event to calculate average occupancy, or with the Flit Buffer Allocations event to track average lifetime.", 17067 "UMask": "0x2", 17068 "Unit": "UPI" 17069 }, 17070 { 17071 "BriefDescription": "RxQ Occupancy - All Packets : Slot 2", 17072 "Counter": "0,1,2,3", 17073 "EventCode": "0x32", 17074 "EventName": "UNC_UPI_RxL_OCCUPANCY.SLOT2", 17075 "Experimental": "1", 17076 "PerPkg": "1", 17077 "PublicDescription": "RxQ Occupancy - All Packets : Slot 2 : Accumulates the number of elements in the UPI RxQ in each cycle. Generally, when data is transmitted across UPI, it will bypass the RxQ and pass directly to the ring interface. If things back up getting transmitted onto the ring, however, it may need to allocate into this buffer, thus increasing the latency. This event can be used in conjunction with the Flit Buffer Not Empty event to calculate average occupancy, or with the Flit Buffer Allocations event to track average lifetime.", 17078 "UMask": "0x4", 17079 "Unit": "UPI" 17080 }, 17081 { 17082 "BriefDescription": "UNC_UPI_RxL_SLOT_BYPASS.S0_RXQ1", 17083 "Counter": "0,1,2,3", 17084 "EventCode": "0x33", 17085 "EventName": "UNC_UPI_RxL_SLOT_BYPASS.S0_RXQ1", 17086 "Experimental": "1", 17087 "PerPkg": "1", 17088 "UMask": "0x1", 17089 "Unit": "UPI" 17090 }, 17091 { 17092 "BriefDescription": "UNC_UPI_RxL_SLOT_BYPASS.S0_RXQ2", 17093 "Counter": "0,1,2,3", 17094 "EventCode": "0x33", 17095 "EventName": "UNC_UPI_RxL_SLOT_BYPASS.S0_RXQ2", 17096 "Experimental": "1", 17097 "PerPkg": "1", 17098 "UMask": "0x2", 17099 "Unit": "UPI" 17100 }, 17101 { 17102 "BriefDescription": "UNC_UPI_RxL_SLOT_BYPASS.S1_RXQ0", 17103 "Counter": "0,1,2,3", 17104 "EventCode": "0x33", 17105 "EventName": "UNC_UPI_RxL_SLOT_BYPASS.S1_RXQ0", 17106 "Experimental": "1", 17107 "PerPkg": "1", 17108 "UMask": "0x4", 17109 "Unit": "UPI" 17110 }, 17111 { 17112 "BriefDescription": "UNC_UPI_RxL_SLOT_BYPASS.S1_RXQ2", 17113 "Counter": "0,1,2,3", 17114 "EventCode": "0x33", 17115 "EventName": "UNC_UPI_RxL_SLOT_BYPASS.S1_RXQ2", 17116 "Experimental": "1", 17117 "PerPkg": "1", 17118 "UMask": "0x8", 17119 "Unit": "UPI" 17120 }, 17121 { 17122 "BriefDescription": "UNC_UPI_RxL_SLOT_BYPASS.S2_RXQ0", 17123 "Counter": "0,1,2,3", 17124 "EventCode": "0x33", 17125 "EventName": "UNC_UPI_RxL_SLOT_BYPASS.S2_RXQ0", 17126 "Experimental": "1", 17127 "PerPkg": "1", 17128 "UMask": "0x10", 17129 "Unit": "UPI" 17130 }, 17131 { 17132 "BriefDescription": "UNC_UPI_RxL_SLOT_BYPASS.S2_RXQ1", 17133 "Counter": "0,1,2,3", 17134 "EventCode": "0x33", 17135 "EventName": "UNC_UPI_RxL_SLOT_BYPASS.S2_RXQ1", 17136 "Experimental": "1", 17137 "PerPkg": "1", 17138 "UMask": "0x20", 17139 "Unit": "UPI" 17140 }, 17141 { 17142 "BriefDescription": "UNC_UPI_TxL0P_CLK_ACTIVE.CFG_CTL", 17143 "Counter": "0,1,2,3", 17144 "EventCode": "0x2A", 17145 "EventName": "UNC_UPI_TxL0P_CLK_ACTIVE.CFG_CTL", 17146 "Experimental": "1", 17147 "PerPkg": "1", 17148 "UMask": "0x1", 17149 "Unit": "UPI" 17150 }, 17151 { 17152 "BriefDescription": "UNC_UPI_TxL0P_CLK_ACTIVE.DFX", 17153 "Counter": "0,1,2,3", 17154 "EventCode": "0x2A", 17155 "EventName": "UNC_UPI_TxL0P_CLK_ACTIVE.DFX", 17156 "Experimental": "1", 17157 "PerPkg": "1", 17158 "UMask": "0x40", 17159 "Unit": "UPI" 17160 }, 17161 { 17162 "BriefDescription": "UNC_UPI_TxL0P_CLK_ACTIVE.RETRY", 17163 "Counter": "0,1,2,3", 17164 "EventCode": "0x2A", 17165 "EventName": "UNC_UPI_TxL0P_CLK_ACTIVE.RETRY", 17166 "Experimental": "1", 17167 "PerPkg": "1", 17168 "UMask": "0x20", 17169 "Unit": "UPI" 17170 }, 17171 { 17172 "BriefDescription": "UNC_UPI_TxL0P_CLK_ACTIVE.RXQ", 17173 "Counter": "0,1,2,3", 17174 "EventCode": "0x2A", 17175 "EventName": "UNC_UPI_TxL0P_CLK_ACTIVE.RXQ", 17176 "Experimental": "1", 17177 "PerPkg": "1", 17178 "UMask": "0x2", 17179 "Unit": "UPI" 17180 }, 17181 { 17182 "BriefDescription": "UNC_UPI_TxL0P_CLK_ACTIVE.RXQ_BYPASS", 17183 "Counter": "0,1,2,3", 17184 "EventCode": "0x2A", 17185 "EventName": "UNC_UPI_TxL0P_CLK_ACTIVE.RXQ_BYPASS", 17186 "Experimental": "1", 17187 "PerPkg": "1", 17188 "UMask": "0x4", 17189 "Unit": "UPI" 17190 }, 17191 { 17192 "BriefDescription": "UNC_UPI_TxL0P_CLK_ACTIVE.RXQ_CRED", 17193 "Counter": "0,1,2,3", 17194 "EventCode": "0x2A", 17195 "EventName": "UNC_UPI_TxL0P_CLK_ACTIVE.RXQ_CRED", 17196 "Experimental": "1", 17197 "PerPkg": "1", 17198 "UMask": "0x8", 17199 "Unit": "UPI" 17200 }, 17201 { 17202 "BriefDescription": "UNC_UPI_TxL0P_CLK_ACTIVE.SPARE", 17203 "Counter": "0,1,2,3", 17204 "EventCode": "0x2A", 17205 "EventName": "UNC_UPI_TxL0P_CLK_ACTIVE.SPARE", 17206 "Experimental": "1", 17207 "PerPkg": "1", 17208 "UMask": "0x80", 17209 "Unit": "UPI" 17210 }, 17211 { 17212 "BriefDescription": "UNC_UPI_TxL0P_CLK_ACTIVE.TXQ", 17213 "Counter": "0,1,2,3", 17214 "EventCode": "0x2A", 17215 "EventName": "UNC_UPI_TxL0P_CLK_ACTIVE.TXQ", 17216 "Experimental": "1", 17217 "PerPkg": "1", 17218 "UMask": "0x10", 17219 "Unit": "UPI" 17220 }, 17221 { 17222 "BriefDescription": "Cycles in L0p", 17223 "Counter": "0,1,2,3", 17224 "EventCode": "0x27", 17225 "EventName": "UNC_UPI_TxL0P_POWER_CYCLES", 17226 "PerPkg": "1", 17227 "PublicDescription": "Cycles in L0p : Number of UPI qfclk cycles spent in L0p power mode. L0p is a mode where we disable 1/2 of the UPI lanes, decreasing our bandwidth in order to save power. It increases snoop and data transfer latencies and decreases overall bandwidth. This mode can be very useful in NUMA optimized workloads that largely only utilize UPI for snoops and their responses. Use edge detect to count the number of instances when the UPI link entered L0p. Link power states are per link and per direction, so for example the Tx direction could be in one state while Rx was in another.", 17228 "Unit": "UPI" 17229 }, 17230 { 17231 "BriefDescription": "UNC_UPI_TxL0P_POWER_CYCLES_LL_ENTER", 17232 "Counter": "0,1,2,3", 17233 "EventCode": "0x28", 17234 "EventName": "UNC_UPI_TxL0P_POWER_CYCLES_LL_ENTER", 17235 "Experimental": "1", 17236 "PerPkg": "1", 17237 "Unit": "UPI" 17238 }, 17239 { 17240 "BriefDescription": "UNC_UPI_TxL0P_POWER_CYCLES_M3_EXIT", 17241 "Counter": "0,1,2,3", 17242 "EventCode": "0x29", 17243 "EventName": "UNC_UPI_TxL0P_POWER_CYCLES_M3_EXIT", 17244 "Experimental": "1", 17245 "PerPkg": "1", 17246 "Unit": "UPI" 17247 }, 17248 { 17249 "BriefDescription": "Cycles in L0", 17250 "Counter": "0,1,2,3", 17251 "EventCode": "0x26", 17252 "EventName": "UNC_UPI_TxL0_POWER_CYCLES", 17253 "Experimental": "1", 17254 "PerPkg": "1", 17255 "PublicDescription": "Cycles in L0 : Number of UPI qfclk cycles spent in L0 power mode in the Link Layer. L0 is the default mode which provides the highest performance with the most power. Use edge detect to count the number of instances that the link entered L0. Link power states are per link and per direction, so for example the Tx direction could be in one state while Rx was in another. The phy layer sometimes leaves L0 for training, which will not be captured by this event.", 17256 "Unit": "UPI" 17257 }, 17258 { 17259 "BriefDescription": "Matches on Transmit path of a UPI Port : Non-Coherent Bypass", 17260 "Counter": "0,1,2,3", 17261 "EventCode": "0x04", 17262 "EventName": "UNC_UPI_TxL_BASIC_HDR_MATCH.NCB", 17263 "Experimental": "1", 17264 "PerPkg": "1", 17265 "PublicDescription": "Matches on Transmit path of a UPI Port : Non-Coherent Bypass : Matches on Transmit path of a UPI port. Match based on UMask specific bits: Z: Message Class (3-bit) Y: Message Class Enable W: Opcode (4-bit) V: Opcode Enable U: Local Enable T: Remote Enable S: Data Hdr Enable R: Non-Data Hdr Enable Q: Dual Slot Hdr Enable P: Single Slot Hdr Enable Link Layer control types are excluded (LL CTRL, slot NULL, LLCRD) even under specific opcode match_en cases. Note: If Message Class is disabled, we expect opcode to also be disabled.", 17266 "UMask": "0xe", 17267 "Unit": "UPI" 17268 }, 17269 { 17270 "BriefDescription": "Matches on Transmit path of a UPI Port : Non-Coherent Bypass, Match Opcode", 17271 "Counter": "0,1,2,3", 17272 "EventCode": "0x04", 17273 "EventName": "UNC_UPI_TxL_BASIC_HDR_MATCH.NCB_OPC", 17274 "Experimental": "1", 17275 "PerPkg": "1", 17276 "PublicDescription": "Matches on Transmit path of a UPI Port : Non-Coherent Bypass, Match Opcode : Matches on Transmit path of a UPI port. Match based on UMask specific bits: Z: Message Class (3-bit) Y: Message Class Enable W: Opcode (4-bit) V: Opcode Enable U: Local Enable T: Remote Enable S: Data Hdr Enable R: Non-Data Hdr Enable Q: Dual Slot Hdr Enable P: Single Slot Hdr Enable Link Layer control types are excluded (LL CTRL, slot NULL, LLCRD) even under specific opcode match_en cases. Note: If Message Class is disabled, we expect opcode to also be disabled.", 17277 "UMask": "0x10e", 17278 "Unit": "UPI" 17279 }, 17280 { 17281 "BriefDescription": "Matches on Transmit path of a UPI Port : Non-Coherent Standard", 17282 "Counter": "0,1,2,3", 17283 "EventCode": "0x04", 17284 "EventName": "UNC_UPI_TxL_BASIC_HDR_MATCH.NCS", 17285 "Experimental": "1", 17286 "PerPkg": "1", 17287 "PublicDescription": "Matches on Transmit path of a UPI Port : Non-Coherent Standard : Matches on Transmit path of a UPI port. Match based on UMask specific bits: Z: Message Class (3-bit) Y: Message Class Enable W: Opcode (4-bit) V: Opcode Enable U: Local Enable T: Remote Enable S: Data Hdr Enable R: Non-Data Hdr Enable Q: Dual Slot Hdr Enable P: Single Slot Hdr Enable Link Layer control types are excluded (LL CTRL, slot NULL, LLCRD) even under specific opcode match_en cases. Note: If Message Class is disabled, we expect opcode to also be disabled.", 17288 "UMask": "0xf", 17289 "Unit": "UPI" 17290 }, 17291 { 17292 "BriefDescription": "Matches on Transmit path of a UPI Port : Non-Coherent Standard, Match Opcode", 17293 "Counter": "0,1,2,3", 17294 "EventCode": "0x04", 17295 "EventName": "UNC_UPI_TxL_BASIC_HDR_MATCH.NCS_OPC", 17296 "Experimental": "1", 17297 "PerPkg": "1", 17298 "PublicDescription": "Matches on Transmit path of a UPI Port : Non-Coherent Standard, Match Opcode : Matches on Transmit path of a UPI port. Match based on UMask specific bits: Z: Message Class (3-bit) Y: Message Class Enable W: Opcode (4-bit) V: Opcode Enable U: Local Enable T: Remote Enable S: Data Hdr Enable R: Non-Data Hdr Enable Q: Dual Slot Hdr Enable P: Single Slot Hdr Enable Link Layer control types are excluded (LL CTRL, slot NULL, LLCRD) even under specific opcode match_en cases. Note: If Message Class is disabled, we expect opcode to also be disabled.", 17299 "UMask": "0x10f", 17300 "Unit": "UPI" 17301 }, 17302 { 17303 "BriefDescription": "Matches on Transmit path of a UPI Port : Request", 17304 "Counter": "0,1,2,3", 17305 "EventCode": "0x04", 17306 "EventName": "UNC_UPI_TxL_BASIC_HDR_MATCH.REQ", 17307 "Experimental": "1", 17308 "PerPkg": "1", 17309 "PublicDescription": "Matches on Transmit path of a UPI Port : Request : Matches on Transmit path of a UPI port. Match based on UMask specific bits: Z: Message Class (3-bit) Y: Message Class Enable W: Opcode (4-bit) V: Opcode Enable U: Local Enable T: Remote Enable S: Data Hdr Enable R: Non-Data Hdr Enable Q: Dual Slot Hdr Enable P: Single Slot Hdr Enable Link Layer control types are excluded (LL CTRL, slot NULL, LLCRD) even under specific opcode match_en cases. Note: If Message Class is disabled, we expect opcode to also be disabled.", 17310 "UMask": "0x8", 17311 "Unit": "UPI" 17312 }, 17313 { 17314 "BriefDescription": "Matches on Transmit path of a UPI Port : Request, Match Opcode", 17315 "Counter": "0,1,2,3", 17316 "EventCode": "0x04", 17317 "EventName": "UNC_UPI_TxL_BASIC_HDR_MATCH.REQ_OPC", 17318 "Experimental": "1", 17319 "PerPkg": "1", 17320 "PublicDescription": "Matches on Transmit path of a UPI Port : Request, Match Opcode : Matches on Transmit path of a UPI port. Match based on UMask specific bits: Z: Message Class (3-bit) Y: Message Class Enable W: Opcode (4-bit) V: Opcode Enable U: Local Enable T: Remote Enable S: Data Hdr Enable R: Non-Data Hdr Enable Q: Dual Slot Hdr Enable P: Single Slot Hdr Enable Link Layer control types are excluded (LL CTRL, slot NULL, LLCRD) even under specific opcode match_en cases. Note: If Message Class is disabled, we expect opcode to also be disabled.", 17321 "UMask": "0x108", 17322 "Unit": "UPI" 17323 }, 17324 { 17325 "BriefDescription": "Matches on Transmit path of a UPI Port : Response - Conflict", 17326 "Counter": "0,1,2,3", 17327 "EventCode": "0x04", 17328 "EventName": "UNC_UPI_TxL_BASIC_HDR_MATCH.RSPCNFLT", 17329 "Experimental": "1", 17330 "PerPkg": "1", 17331 "PublicDescription": "Matches on Transmit path of a UPI Port : Response - Conflict : Matches on Transmit path of a UPI port. Match based on UMask specific bits: Z: Message Class (3-bit) Y: Message Class Enable W: Opcode (4-bit) V: Opcode Enable U: Local Enable T: Remote Enable S: Data Hdr Enable R: Non-Data Hdr Enable Q: Dual Slot Hdr Enable P: Single Slot Hdr Enable Link Layer control types are excluded (LL CTRL, slot NULL, LLCRD) even under specific opcode match_en cases. Note: If Message Class is disabled, we expect opcode to also be disabled.", 17332 "UMask": "0x1aa", 17333 "Unit": "UPI" 17334 }, 17335 { 17336 "BriefDescription": "Matches on Transmit path of a UPI Port : Response - Invalid", 17337 "Counter": "0,1,2,3", 17338 "EventCode": "0x04", 17339 "EventName": "UNC_UPI_TxL_BASIC_HDR_MATCH.RSPI", 17340 "Experimental": "1", 17341 "PerPkg": "1", 17342 "PublicDescription": "Matches on Transmit path of a UPI Port : Response - Invalid : Matches on Transmit path of a UPI port. Match based on UMask specific bits: Z: Message Class (3-bit) Y: Message Class Enable W: Opcode (4-bit) V: Opcode Enable U: Local Enable T: Remote Enable S: Data Hdr Enable R: Non-Data Hdr Enable Q: Dual Slot Hdr Enable P: Single Slot Hdr Enable Link Layer control types are excluded (LL CTRL, slot NULL, LLCRD) even under specific opcode match_en cases. Note: If Message Class is disabled, we expect opcode to also be disabled.", 17343 "UMask": "0x12a", 17344 "Unit": "UPI" 17345 }, 17346 { 17347 "BriefDescription": "Matches on Transmit path of a UPI Port : Response - Data", 17348 "Counter": "0,1,2,3", 17349 "EventCode": "0x04", 17350 "EventName": "UNC_UPI_TxL_BASIC_HDR_MATCH.RSP_DATA", 17351 "Experimental": "1", 17352 "PerPkg": "1", 17353 "PublicDescription": "Matches on Transmit path of a UPI Port : Response - Data : Matches on Transmit path of a UPI port. Match based on UMask specific bits: Z: Message Class (3-bit) Y: Message Class Enable W: Opcode (4-bit) V: Opcode Enable U: Local Enable T: Remote Enable S: Data Hdr Enable R: Non-Data Hdr Enable Q: Dual Slot Hdr Enable P: Single Slot Hdr Enable Link Layer control types are excluded (LL CTRL, slot NULL, LLCRD) even under specific opcode match_en cases. Note: If Message Class is disabled, we expect opcode to also be disabled.", 17354 "UMask": "0xc", 17355 "Unit": "UPI" 17356 }, 17357 { 17358 "BriefDescription": "Matches on Transmit path of a UPI Port : Response - Data, Match Opcode", 17359 "Counter": "0,1,2,3", 17360 "EventCode": "0x04", 17361 "EventName": "UNC_UPI_TxL_BASIC_HDR_MATCH.RSP_DATA_OPC", 17362 "Experimental": "1", 17363 "PerPkg": "1", 17364 "PublicDescription": "Matches on Transmit path of a UPI Port : Response - Data, Match Opcode : Matches on Transmit path of a UPI port. Match based on UMask specific bits: Z: Message Class (3-bit) Y: Message Class Enable W: Opcode (4-bit) V: Opcode Enable U: Local Enable T: Remote Enable S: Data Hdr Enable R: Non-Data Hdr Enable Q: Dual Slot Hdr Enable P: Single Slot Hdr Enable Link Layer control types are excluded (LL CTRL, slot NULL, LLCRD) even under specific opcode match_en cases. Note: If Message Class is disabled, we expect opcode to also be disabled.", 17365 "UMask": "0x10c", 17366 "Unit": "UPI" 17367 }, 17368 { 17369 "BriefDescription": "Matches on Transmit path of a UPI Port : Response - No Data", 17370 "Counter": "0,1,2,3", 17371 "EventCode": "0x04", 17372 "EventName": "UNC_UPI_TxL_BASIC_HDR_MATCH.RSP_NODATA", 17373 "Experimental": "1", 17374 "PerPkg": "1", 17375 "PublicDescription": "Matches on Transmit path of a UPI Port : Response - No Data : Matches on Transmit path of a UPI port. Match based on UMask specific bits: Z: Message Class (3-bit) Y: Message Class Enable W: Opcode (4-bit) V: Opcode Enable U: Local Enable T: Remote Enable S: Data Hdr Enable R: Non-Data Hdr Enable Q: Dual Slot Hdr Enable P: Single Slot Hdr Enable Link Layer control types are excluded (LL CTRL, slot NULL, LLCRD) even under specific opcode match_en cases. Note: If Message Class is disabled, we expect opcode to also be disabled.", 17376 "UMask": "0xa", 17377 "Unit": "UPI" 17378 }, 17379 { 17380 "BriefDescription": "Matches on Transmit path of a UPI Port : Response - No Data, Match Opcode", 17381 "Counter": "0,1,2,3", 17382 "EventCode": "0x04", 17383 "EventName": "UNC_UPI_TxL_BASIC_HDR_MATCH.RSP_NODATA_OPC", 17384 "Experimental": "1", 17385 "PerPkg": "1", 17386 "PublicDescription": "Matches on Transmit path of a UPI Port : Response - No Data, Match Opcode : Matches on Transmit path of a UPI port. Match based on UMask specific bits: Z: Message Class (3-bit) Y: Message Class Enable W: Opcode (4-bit) V: Opcode Enable U: Local Enable T: Remote Enable S: Data Hdr Enable R: Non-Data Hdr Enable Q: Dual Slot Hdr Enable P: Single Slot Hdr Enable Link Layer control types are excluded (LL CTRL, slot NULL, LLCRD) even under specific opcode match_en cases. Note: If Message Class is disabled, we expect opcode to also be disabled.", 17387 "UMask": "0x10a", 17388 "Unit": "UPI" 17389 }, 17390 { 17391 "BriefDescription": "Matches on Transmit path of a UPI Port : Snoop", 17392 "Counter": "0,1,2,3", 17393 "EventCode": "0x04", 17394 "EventName": "UNC_UPI_TxL_BASIC_HDR_MATCH.SNP", 17395 "Experimental": "1", 17396 "PerPkg": "1", 17397 "PublicDescription": "Matches on Transmit path of a UPI Port : Snoop : Matches on Transmit path of a UPI port. Match based on UMask specific bits: Z: Message Class (3-bit) Y: Message Class Enable W: Opcode (4-bit) V: Opcode Enable U: Local Enable T: Remote Enable S: Data Hdr Enable R: Non-Data Hdr Enable Q: Dual Slot Hdr Enable P: Single Slot Hdr Enable Link Layer control types are excluded (LL CTRL, slot NULL, LLCRD) even under specific opcode match_en cases. Note: If Message Class is disabled, we expect opcode to also be disabled.", 17398 "UMask": "0x9", 17399 "Unit": "UPI" 17400 }, 17401 { 17402 "BriefDescription": "Matches on Transmit path of a UPI Port : Snoop, Match Opcode", 17403 "Counter": "0,1,2,3", 17404 "EventCode": "0x04", 17405 "EventName": "UNC_UPI_TxL_BASIC_HDR_MATCH.SNP_OPC", 17406 "Experimental": "1", 17407 "PerPkg": "1", 17408 "PublicDescription": "Matches on Transmit path of a UPI Port : Snoop, Match Opcode : Matches on Transmit path of a UPI port. Match based on UMask specific bits: Z: Message Class (3-bit) Y: Message Class Enable W: Opcode (4-bit) V: Opcode Enable U: Local Enable T: Remote Enable S: Data Hdr Enable R: Non-Data Hdr Enable Q: Dual Slot Hdr Enable P: Single Slot Hdr Enable Link Layer control types are excluded (LL CTRL, slot NULL, LLCRD) even under specific opcode match_en cases. Note: If Message Class is disabled, we expect opcode to also be disabled.", 17409 "UMask": "0x109", 17410 "Unit": "UPI" 17411 }, 17412 { 17413 "BriefDescription": "Matches on Transmit path of a UPI Port : Writeback", 17414 "Counter": "0,1,2,3", 17415 "EventCode": "0x04", 17416 "EventName": "UNC_UPI_TxL_BASIC_HDR_MATCH.WB", 17417 "Experimental": "1", 17418 "PerPkg": "1", 17419 "PublicDescription": "Matches on Transmit path of a UPI Port : Writeback : Matches on Transmit path of a UPI port. Match based on UMask specific bits: Z: Message Class (3-bit) Y: Message Class Enable W: Opcode (4-bit) V: Opcode Enable U: Local Enable T: Remote Enable S: Data Hdr Enable R: Non-Data Hdr Enable Q: Dual Slot Hdr Enable P: Single Slot Hdr Enable Link Layer control types are excluded (LL CTRL, slot NULL, LLCRD) even under specific opcode match_en cases. Note: If Message Class is disabled, we expect opcode to also be disabled.", 17420 "UMask": "0xd", 17421 "Unit": "UPI" 17422 }, 17423 { 17424 "BriefDescription": "Matches on Transmit path of a UPI Port : Writeback, Match Opcode", 17425 "Counter": "0,1,2,3", 17426 "EventCode": "0x04", 17427 "EventName": "UNC_UPI_TxL_BASIC_HDR_MATCH.WB_OPC", 17428 "Experimental": "1", 17429 "PerPkg": "1", 17430 "PublicDescription": "Matches on Transmit path of a UPI Port : Writeback, Match Opcode : Matches on Transmit path of a UPI port. Match based on UMask specific bits: Z: Message Class (3-bit) Y: Message Class Enable W: Opcode (4-bit) V: Opcode Enable U: Local Enable T: Remote Enable S: Data Hdr Enable R: Non-Data Hdr Enable Q: Dual Slot Hdr Enable P: Single Slot Hdr Enable Link Layer control types are excluded (LL CTRL, slot NULL, LLCRD) even under specific opcode match_en cases. Note: If Message Class is disabled, we expect opcode to also be disabled.", 17431 "UMask": "0x10d", 17432 "Unit": "UPI" 17433 }, 17434 { 17435 "BriefDescription": "Tx Flit Buffer Bypassed", 17436 "Counter": "0,1,2,3", 17437 "EventCode": "0x41", 17438 "EventName": "UNC_UPI_TxL_BYPASSED", 17439 "Experimental": "1", 17440 "PerPkg": "1", 17441 "PublicDescription": "Tx Flit Buffer Bypassed : Counts the number of times that an incoming flit was able to bypass the Tx flit buffer and pass directly out the UPI Link. Generally, when data is transmitted across UPI, it will bypass the TxQ and pass directly to the link. However, the TxQ will be used with L0p and when LLR occurs, increasing latency to transfer out to the link.", 17442 "Unit": "UPI" 17443 }, 17444 { 17445 "BriefDescription": "Valid Flits Sent : All Data", 17446 "Counter": "0,1,2,3", 17447 "EventCode": "0x02", 17448 "EventName": "UNC_UPI_TxL_FLITS.ALL_DATA", 17449 "PerPkg": "1", 17450 "PublicDescription": "Valid Flits Sent : All Data : Shows legal flit time (hides impact of L0p and L0c).", 17451 "UMask": "0xf", 17452 "Unit": "UPI" 17453 }, 17454 { 17455 "BriefDescription": "Valid Flits Sent : Null FLITs transmitted to any slot", 17456 "Counter": "0,1,2,3", 17457 "EventCode": "0x02", 17458 "EventName": "UNC_UPI_TxL_FLITS.ALL_NULL", 17459 "PerPkg": "1", 17460 "PublicDescription": "Valid Flits Sent : Null FLITs transmitted to any slot : Shows legal flit time (hides impact of L0p and L0c).", 17461 "UMask": "0x27", 17462 "Unit": "UPI" 17463 }, 17464 { 17465 "BriefDescription": "Valid Flits Sent : Data", 17466 "Counter": "0,1,2,3", 17467 "EventCode": "0x02", 17468 "EventName": "UNC_UPI_TxL_FLITS.DATA", 17469 "Experimental": "1", 17470 "PerPkg": "1", 17471 "PublicDescription": "Valid Flits Sent : Data : Shows legal flit time (hides impact of L0p and L0c). : Count Data Flits (which consume all slots), but how much to count is based on Slot0-2 mask, so count can be 0-3 depending on which slots are enabled for counting..", 17472 "UMask": "0x8", 17473 "Unit": "UPI" 17474 }, 17475 { 17476 "BriefDescription": "Valid Flits Sent : Idle", 17477 "Counter": "0,1,2,3", 17478 "EventCode": "0x02", 17479 "EventName": "UNC_UPI_TxL_FLITS.IDLE", 17480 "Experimental": "1", 17481 "PerPkg": "1", 17482 "PublicDescription": "Valid Flits Sent : Idle : Shows legal flit time (hides impact of L0p and L0c).", 17483 "UMask": "0x47", 17484 "Unit": "UPI" 17485 }, 17486 { 17487 "BriefDescription": "Valid Flits Sent : LLCRD Not Empty", 17488 "Counter": "0,1,2,3", 17489 "EventCode": "0x02", 17490 "EventName": "UNC_UPI_TxL_FLITS.LLCRD", 17491 "Experimental": "1", 17492 "PerPkg": "1", 17493 "PublicDescription": "Valid Flits Sent : LLCRD Not Empty : Shows legal flit time (hides impact of L0p and L0c). : Enables counting of LLCRD (with non-zero payload). This only applies to slot 2 since LLCRD is only allowed in slot 2", 17494 "UMask": "0x10", 17495 "Unit": "UPI" 17496 }, 17497 { 17498 "BriefDescription": "Valid Flits Sent : LLCTRL", 17499 "Counter": "0,1,2,3", 17500 "EventCode": "0x02", 17501 "EventName": "UNC_UPI_TxL_FLITS.LLCTRL", 17502 "Experimental": "1", 17503 "PerPkg": "1", 17504 "PublicDescription": "Valid Flits Sent : LLCTRL : Shows legal flit time (hides impact of L0p and L0c). : Equivalent to an idle packet. Enables counting of slot 0 LLCTRL messages.", 17505 "UMask": "0x40", 17506 "Unit": "UPI" 17507 }, 17508 { 17509 "BriefDescription": "Valid Flits Sent : All Non Data", 17510 "Counter": "0,1,2,3", 17511 "EventCode": "0x02", 17512 "EventName": "UNC_UPI_TxL_FLITS.NON_DATA", 17513 "PerPkg": "1", 17514 "PublicDescription": "Valid Flits Sent : All Non Data : Shows legal flit time (hides impact of L0p and L0c).", 17515 "UMask": "0x97", 17516 "Unit": "UPI" 17517 }, 17518 { 17519 "BriefDescription": "Valid Flits Sent : Slot NULL or LLCRD Empty", 17520 "Counter": "0,1,2,3", 17521 "EventCode": "0x02", 17522 "EventName": "UNC_UPI_TxL_FLITS.NULL", 17523 "Experimental": "1", 17524 "PerPkg": "1", 17525 "PublicDescription": "Valid Flits Sent : Slot NULL or LLCRD Empty : Shows legal flit time (hides impact of L0p and L0c). : LLCRD with all zeros is treated as NULL. Slot 1 is not treated as NULL if slot 0 is a dual slot. This can apply to slot 0,1, or 2.", 17526 "UMask": "0x20", 17527 "Unit": "UPI" 17528 }, 17529 { 17530 "BriefDescription": "Valid Flits Sent : Protocol Header", 17531 "Counter": "0,1,2,3", 17532 "EventCode": "0x02", 17533 "EventName": "UNC_UPI_TxL_FLITS.PROTHDR", 17534 "Experimental": "1", 17535 "PerPkg": "1", 17536 "PublicDescription": "Valid Flits Sent : Protocol Header : Shows legal flit time (hides impact of L0p and L0c). : Enables count of protocol headers in slot 0,1,2 (depending on slot uMask bits)", 17537 "UMask": "0x80", 17538 "Unit": "UPI" 17539 }, 17540 { 17541 "BriefDescription": "Valid Flits Sent : Slot 0", 17542 "Counter": "0,1,2,3", 17543 "EventCode": "0x02", 17544 "EventName": "UNC_UPI_TxL_FLITS.SLOT0", 17545 "Experimental": "1", 17546 "PerPkg": "1", 17547 "PublicDescription": "Valid Flits Sent : Slot 0 : Shows legal flit time (hides impact of L0p and L0c). : Count Slot 0 - Other mask bits determine types of headers to count.", 17548 "UMask": "0x1", 17549 "Unit": "UPI" 17550 }, 17551 { 17552 "BriefDescription": "Valid Flits Sent : Slot 1", 17553 "Counter": "0,1,2,3", 17554 "EventCode": "0x02", 17555 "EventName": "UNC_UPI_TxL_FLITS.SLOT1", 17556 "Experimental": "1", 17557 "PerPkg": "1", 17558 "PublicDescription": "Valid Flits Sent : Slot 1 : Shows legal flit time (hides impact of L0p and L0c). : Count Slot 1 - Other mask bits determine types of headers to count.", 17559 "UMask": "0x2", 17560 "Unit": "UPI" 17561 }, 17562 { 17563 "BriefDescription": "Valid Flits Sent : Slot 2", 17564 "Counter": "0,1,2,3", 17565 "EventCode": "0x02", 17566 "EventName": "UNC_UPI_TxL_FLITS.SLOT2", 17567 "Experimental": "1", 17568 "PerPkg": "1", 17569 "PublicDescription": "Valid Flits Sent : Slot 2 : Shows legal flit time (hides impact of L0p and L0c). : Count Slot 2 - Other mask bits determine types of headers to count.", 17570 "UMask": "0x4", 17571 "Unit": "UPI" 17572 }, 17573 { 17574 "BriefDescription": "Tx Flit Buffer Allocations", 17575 "Counter": "0,1,2,3", 17576 "EventCode": "0x40", 17577 "EventName": "UNC_UPI_TxL_INSERTS", 17578 "Experimental": "1", 17579 "PerPkg": "1", 17580 "PublicDescription": "Tx Flit Buffer Allocations : Number of allocations into the UPI Tx Flit Buffer. Generally, when data is transmitted across UPI, it will bypass the TxQ and pass directly to the link. However, the TxQ will be used with L0p and when LLR occurs, increasing latency to transfer out to the link. This event can be used in conjunction with the Flit Buffer Occupancy event in order to calculate the average flit buffer lifetime.", 17581 "Unit": "UPI" 17582 }, 17583 { 17584 "BriefDescription": "Tx Flit Buffer Occupancy", 17585 "Counter": "0,1,2,3", 17586 "EventCode": "0x42", 17587 "EventName": "UNC_UPI_TxL_OCCUPANCY", 17588 "Experimental": "1", 17589 "PerPkg": "1", 17590 "PublicDescription": "Tx Flit Buffer Occupancy : Accumulates the number of flits in the TxQ. Generally, when data is transmitted across UPI, it will bypass the TxQ and pass directly to the link. However, the TxQ will be used with L0p and when LLR occurs, increasing latency to transfer out to the link. This can be used with the cycles not empty event to track average occupancy, or the allocations event to track average lifetime in the TxQ.", 17591 "Unit": "UPI" 17592 }, 17593 { 17594 "BriefDescription": "UNC_UPI_VNA_CREDIT_RETURN_BLOCKED_VN01", 17595 "Counter": "0,1,2,3", 17596 "EventCode": "0x45", 17597 "EventName": "UNC_UPI_VNA_CREDIT_RETURN_BLOCKED_VN01", 17598 "Experimental": "1", 17599 "PerPkg": "1", 17600 "Unit": "UPI" 17601 }, 17602 { 17603 "BriefDescription": "VNA Credits Pending Return - Occupancy", 17604 "Counter": "0,1,2,3", 17605 "EventCode": "0x44", 17606 "EventName": "UNC_UPI_VNA_CREDIT_RETURN_OCCUPANCY", 17607 "Experimental": "1", 17608 "PerPkg": "1", 17609 "PublicDescription": "VNA Credits Pending Return - Occupancy : Number of VNA credits in the Rx side that are waitng to be returned back across the link.", 17610 "Unit": "UPI" 17611 }, 17612 { 17613 "BriefDescription": "Clockticks in the UBOX using a dedicated 48-bit Fixed Counter", 17614 "Counter": "FIXED", 17615 "EventCode": "0xff", 17616 "EventName": "UNC_U_CLOCKTICKS", 17617 "PerPkg": "1", 17618 "Unit": "UBOX" 17619 }, 17620 { 17621 "BriefDescription": "Message Received : Doorbell", 17622 "Counter": "0,1", 17623 "EventCode": "0x42", 17624 "EventName": "UNC_U_EVENT_MSG.DOORBELL_RCVD", 17625 "Experimental": "1", 17626 "PerPkg": "1", 17627 "UMask": "0x8", 17628 "Unit": "UBOX" 17629 }, 17630 { 17631 "BriefDescription": "Message Received : Interrupt", 17632 "Counter": "0,1", 17633 "EventCode": "0x42", 17634 "EventName": "UNC_U_EVENT_MSG.INT_PRIO", 17635 "Experimental": "1", 17636 "PerPkg": "1", 17637 "PublicDescription": "Message Received : Interrupt : Interrupts", 17638 "UMask": "0x10", 17639 "Unit": "UBOX" 17640 }, 17641 { 17642 "BriefDescription": "Message Received : IPI", 17643 "Counter": "0,1", 17644 "EventCode": "0x42", 17645 "EventName": "UNC_U_EVENT_MSG.IPI_RCVD", 17646 "Experimental": "1", 17647 "PerPkg": "1", 17648 "PublicDescription": "Message Received : IPI : Inter Processor Interrupts", 17649 "UMask": "0x4", 17650 "Unit": "UBOX" 17651 }, 17652 { 17653 "BriefDescription": "Message Received : MSI", 17654 "Counter": "0,1", 17655 "EventCode": "0x42", 17656 "EventName": "UNC_U_EVENT_MSG.MSI_RCVD", 17657 "Experimental": "1", 17658 "PerPkg": "1", 17659 "PublicDescription": "Message Received : MSI : Message Signaled Interrupts - interrupts sent by devices (including PCIe via IOxAPIC) (Socket Mode only)", 17660 "UMask": "0x2", 17661 "Unit": "UBOX" 17662 }, 17663 { 17664 "BriefDescription": "Message Received : VLW", 17665 "Counter": "0,1", 17666 "EventCode": "0x42", 17667 "EventName": "UNC_U_EVENT_MSG.VLW_RCVD", 17668 "Experimental": "1", 17669 "PerPkg": "1", 17670 "PublicDescription": "Message Received : VLW : Virtual Logical Wire (legacy) message were received from Uncore.", 17671 "UMask": "0x1", 17672 "Unit": "UBOX" 17673 }, 17674 { 17675 "BriefDescription": "IDI Lock/SplitLock Cycles", 17676 "Counter": "0,1", 17677 "EventCode": "0x44", 17678 "EventName": "UNC_U_LOCK_CYCLES", 17679 "Experimental": "1", 17680 "PerPkg": "1", 17681 "PublicDescription": "IDI Lock/SplitLock Cycles : Number of times an IDI Lock/SplitLock sequence was started", 17682 "Unit": "UBOX" 17683 }, 17684 { 17685 "BriefDescription": "UNC_U_M2U_MISC1.RxC_CYCLES_NE_CBO_NCB", 17686 "Counter": "0,1", 17687 "EventCode": "0x4D", 17688 "EventName": "UNC_U_M2U_MISC1.RxC_CYCLES_NE_CBO_NCB", 17689 "Experimental": "1", 17690 "PerPkg": "1", 17691 "UMask": "0x1", 17692 "Unit": "UBOX" 17693 }, 17694 { 17695 "BriefDescription": "UNC_U_M2U_MISC1.RxC_CYCLES_NE_CBO_NCS", 17696 "Counter": "0,1", 17697 "EventCode": "0x4D", 17698 "EventName": "UNC_U_M2U_MISC1.RxC_CYCLES_NE_CBO_NCS", 17699 "Experimental": "1", 17700 "PerPkg": "1", 17701 "UMask": "0x2", 17702 "Unit": "UBOX" 17703 }, 17704 { 17705 "BriefDescription": "UNC_U_M2U_MISC1.RxC_CYCLES_NE_UPI_NCB", 17706 "Counter": "0,1", 17707 "EventCode": "0x4D", 17708 "EventName": "UNC_U_M2U_MISC1.RxC_CYCLES_NE_UPI_NCB", 17709 "Experimental": "1", 17710 "PerPkg": "1", 17711 "UMask": "0x4", 17712 "Unit": "UBOX" 17713 }, 17714 { 17715 "BriefDescription": "UNC_U_M2U_MISC1.RxC_CYCLES_NE_UPI_NCS", 17716 "Counter": "0,1", 17717 "EventCode": "0x4D", 17718 "EventName": "UNC_U_M2U_MISC1.RxC_CYCLES_NE_UPI_NCS", 17719 "Experimental": "1", 17720 "PerPkg": "1", 17721 "UMask": "0x8", 17722 "Unit": "UBOX" 17723 }, 17724 { 17725 "BriefDescription": "UNC_U_M2U_MISC1.TxC_CYCLES_CRD_OVF_CBO_NCB", 17726 "Counter": "0,1", 17727 "EventCode": "0x4D", 17728 "EventName": "UNC_U_M2U_MISC1.TxC_CYCLES_CRD_OVF_CBO_NCB", 17729 "Experimental": "1", 17730 "PerPkg": "1", 17731 "UMask": "0x10", 17732 "Unit": "UBOX" 17733 }, 17734 { 17735 "BriefDescription": "UNC_U_M2U_MISC1.TxC_CYCLES_CRD_OVF_CBO_NCS", 17736 "Counter": "0,1", 17737 "EventCode": "0x4D", 17738 "EventName": "UNC_U_M2U_MISC1.TxC_CYCLES_CRD_OVF_CBO_NCS", 17739 "Experimental": "1", 17740 "PerPkg": "1", 17741 "UMask": "0x20", 17742 "Unit": "UBOX" 17743 }, 17744 { 17745 "BriefDescription": "UNC_U_M2U_MISC1.TxC_CYCLES_CRD_OVF_UPI_NCB", 17746 "Counter": "0,1", 17747 "EventCode": "0x4D", 17748 "EventName": "UNC_U_M2U_MISC1.TxC_CYCLES_CRD_OVF_UPI_NCB", 17749 "Experimental": "1", 17750 "PerPkg": "1", 17751 "UMask": "0x40", 17752 "Unit": "UBOX" 17753 }, 17754 { 17755 "BriefDescription": "UNC_U_M2U_MISC1.TxC_CYCLES_CRD_OVF_UPI_NCS", 17756 "Counter": "0,1", 17757 "EventCode": "0x4D", 17758 "EventName": "UNC_U_M2U_MISC1.TxC_CYCLES_CRD_OVF_UPI_NCS", 17759 "Experimental": "1", 17760 "PerPkg": "1", 17761 "UMask": "0x80", 17762 "Unit": "UBOX" 17763 }, 17764 { 17765 "BriefDescription": "UNC_U_M2U_MISC2.RxC_CYCLES_EMPTY_BL", 17766 "Counter": "0,1", 17767 "EventCode": "0x4E", 17768 "EventName": "UNC_U_M2U_MISC2.RxC_CYCLES_EMPTY_BL", 17769 "Experimental": "1", 17770 "PerPkg": "1", 17771 "UMask": "0x2", 17772 "Unit": "UBOX" 17773 }, 17774 { 17775 "BriefDescription": "UNC_U_M2U_MISC2.RxC_CYCLES_FULL_BL", 17776 "Counter": "0,1", 17777 "EventCode": "0x4E", 17778 "EventName": "UNC_U_M2U_MISC2.RxC_CYCLES_FULL_BL", 17779 "Experimental": "1", 17780 "PerPkg": "1", 17781 "UMask": "0x1", 17782 "Unit": "UBOX" 17783 }, 17784 { 17785 "BriefDescription": "UNC_U_M2U_MISC2.TxC_CYCLES_CRD_OVF_VN0_NCB", 17786 "Counter": "0,1", 17787 "EventCode": "0x4E", 17788 "EventName": "UNC_U_M2U_MISC2.TxC_CYCLES_CRD_OVF_VN0_NCB", 17789 "Experimental": "1", 17790 "PerPkg": "1", 17791 "UMask": "0x4", 17792 "Unit": "UBOX" 17793 }, 17794 { 17795 "BriefDescription": "UNC_U_M2U_MISC2.TxC_CYCLES_CRD_OVF_VN0_NCS", 17796 "Counter": "0,1", 17797 "EventCode": "0x4E", 17798 "EventName": "UNC_U_M2U_MISC2.TxC_CYCLES_CRD_OVF_VN0_NCS", 17799 "Experimental": "1", 17800 "PerPkg": "1", 17801 "UMask": "0x8", 17802 "Unit": "UBOX" 17803 }, 17804 { 17805 "BriefDescription": "UNC_U_M2U_MISC2.TxC_CYCLES_EMPTY_AK", 17806 "Counter": "0,1", 17807 "EventCode": "0x4E", 17808 "EventName": "UNC_U_M2U_MISC2.TxC_CYCLES_EMPTY_AK", 17809 "Experimental": "1", 17810 "PerPkg": "1", 17811 "UMask": "0x20", 17812 "Unit": "UBOX" 17813 }, 17814 { 17815 "BriefDescription": "UNC_U_M2U_MISC2.TxC_CYCLES_EMPTY_AKC", 17816 "Counter": "0,1", 17817 "EventCode": "0x4E", 17818 "EventName": "UNC_U_M2U_MISC2.TxC_CYCLES_EMPTY_AKC", 17819 "Experimental": "1", 17820 "PerPkg": "1", 17821 "UMask": "0x40", 17822 "Unit": "UBOX" 17823 }, 17824 { 17825 "BriefDescription": "UNC_U_M2U_MISC2.TxC_CYCLES_EMPTY_BL", 17826 "Counter": "0,1", 17827 "EventCode": "0x4E", 17828 "EventName": "UNC_U_M2U_MISC2.TxC_CYCLES_EMPTY_BL", 17829 "Experimental": "1", 17830 "PerPkg": "1", 17831 "UMask": "0x10", 17832 "Unit": "UBOX" 17833 }, 17834 { 17835 "BriefDescription": "UNC_U_M2U_MISC2.TxC_CYCLES_FULL_BL", 17836 "Counter": "0,1", 17837 "EventCode": "0x4E", 17838 "EventName": "UNC_U_M2U_MISC2.TxC_CYCLES_FULL_BL", 17839 "Experimental": "1", 17840 "PerPkg": "1", 17841 "UMask": "0x80", 17842 "Unit": "UBOX" 17843 }, 17844 { 17845 "BriefDescription": "UNC_U_M2U_MISC3.TxC_CYCLES_FULL_AK", 17846 "Counter": "0,1", 17847 "EventCode": "0x4F", 17848 "EventName": "UNC_U_M2U_MISC3.TxC_CYCLES_FULL_AK", 17849 "Experimental": "1", 17850 "PerPkg": "1", 17851 "UMask": "0x1", 17852 "Unit": "UBOX" 17853 }, 17854 { 17855 "BriefDescription": "UNC_U_M2U_MISC3.TxC_CYCLES_FULL_AKC", 17856 "Counter": "0,1", 17857 "EventCode": "0x4F", 17858 "EventName": "UNC_U_M2U_MISC3.TxC_CYCLES_FULL_AKC", 17859 "Experimental": "1", 17860 "PerPkg": "1", 17861 "UMask": "0x2", 17862 "Unit": "UBOX" 17863 }, 17864 { 17865 "BriefDescription": "Cycles PHOLD Assert to Ack : Assert to ACK", 17866 "Counter": "0,1", 17867 "EventCode": "0x45", 17868 "EventName": "UNC_U_PHOLD_CYCLES.ASSERT_TO_ACK", 17869 "Experimental": "1", 17870 "PerPkg": "1", 17871 "PublicDescription": "Cycles PHOLD Assert to Ack : Assert to ACK : PHOLD cycles.", 17872 "UMask": "0x1", 17873 "Unit": "UBOX" 17874 }, 17875 { 17876 "BriefDescription": "UNC_U_RACU_DRNG.PFTCH_BUF_EMPTY", 17877 "Counter": "0,1", 17878 "EventCode": "0x4C", 17879 "EventName": "UNC_U_RACU_DRNG.PFTCH_BUF_EMPTY", 17880 "Experimental": "1", 17881 "PerPkg": "1", 17882 "UMask": "0x4", 17883 "Unit": "UBOX" 17884 }, 17885 { 17886 "BriefDescription": "UNC_U_RACU_DRNG.RDRAND", 17887 "Counter": "0,1", 17888 "EventCode": "0x4C", 17889 "EventName": "UNC_U_RACU_DRNG.RDRAND", 17890 "Experimental": "1", 17891 "PerPkg": "1", 17892 "UMask": "0x1", 17893 "Unit": "UBOX" 17894 }, 17895 { 17896 "BriefDescription": "UNC_U_RACU_DRNG.RDSEED", 17897 "Counter": "0,1", 17898 "EventCode": "0x4C", 17899 "EventName": "UNC_U_RACU_DRNG.RDSEED", 17900 "Experimental": "1", 17901 "PerPkg": "1", 17902 "UMask": "0x2", 17903 "Unit": "UBOX" 17904 }, 17905 { 17906 "BriefDescription": "RACU Request", 17907 "Counter": "0,1", 17908 "EventCode": "0x46", 17909 "EventName": "UNC_U_RACU_REQUESTS", 17910 "Experimental": "1", 17911 "PerPkg": "1", 17912 "PublicDescription": "RACU Request : Number outstanding register requests within message channel tracker", 17913 "Unit": "UBOX" 17914 } 17915] 17916