Home
last modified time | relevance | path

Searched refs:sdiv (Results 1 – 9 of 9) sorted by relevance

/linux/drivers/clk/st/
H A Dclkgen-fsyn.c37 unsigned long sdiv; member
60 struct clkgen_field sdiv[QUADFS_MAX_CHAN]; member
115 .sdiv = { CLKGEN_FIELD(0x304, 0xf, 20),
151 .sdiv = { CLKGEN_FIELD(0x2b4, 0xf, 20),
525 u32 sdiv; member
555 CLKGEN_WRITE(fs, sdiv[fs->chan], fs->sdiv); in quadfs_fsynth_program_rate()
624 unsigned long s = (1 << fs->sdiv); in clk_fs660c32_dig_get_rate()
664 fs_tmp.sdiv = si; in clk_fs660c32_get_pe()
674 fs->sdiv = si; in clk_fs660c32_get_pe()
719 fs_tmp.sdiv = fs->sdiv; in clk_fs660c32_dig_get_params()
[all …]
/linux/drivers/gpu/drm/nouveau/nvkm/subdev/clk/
H A Dgk104.c122 u32 sdiv = (sctl & 0x0000003f) + 2; in read_div() local
123 return (sclk * 2) / sdiv; in read_div()
149 u32 sclk, sdiv; in read_clk() local
155 sdiv = 1; in read_clk()
158 sdiv = 0; in read_clk()
167 sdiv = 1; in read_clk()
169 sdiv = 0; in read_clk()
173 sdiv = 0; in read_clk()
178 if (sdiv) in read_clk()
179 sdiv = ((sctl & 0x00003f00) >> 8) + 2; in read_clk()
[all …]
H A Dgt215.c64 u32 sctl, sdiv, sclk; in read_clk() local
100 sdiv = ((sctl & 0x003f0000) >> 16) + 2; in read_clk()
101 return (sclk * 2) / sdiv; in read_clk()
191 u32 oclk, sclk, sdiv; in gt215_clk_info() local
208 sdiv = min((sclk * 2) / khz, (u32)65); in gt215_clk_info()
209 oclk = (sclk * 2) / sdiv; in gt215_clk_info()
215 sdiv++; in gt215_clk_info()
216 oclk = (sclk * 2) / sdiv; in gt215_clk_info()
223 if (sdiv > 4) { in gt215_clk_info()
224 info->clk = (((sdiv - 2) << 16) | 0x00003100); in gt215_clk_info()
H A Dgf100.c102 u32 sclk, sctl, sdiv = 2; in read_div() local
122 sdiv = (sctl & 0x3f) + 2; in read_div()
126 return (sclk * 2) / sdiv; in read_div()
138 u32 sclk, sdiv; in read_clk() local
145 sdiv = ((sctl & 0x00003f00) >> 8) + 2; in read_clk()
148 sdiv = ((sctl & 0x0000003f) >> 0) + 2; in read_clk()
152 return (sclk * 2) / sdiv; in read_clk()
/linux/arch/mips/cavium-octeon/
H A Dcsrc-octeon.c27 static u64 sdiv; variable
47 sdiv = rst_boot.s.pnr_mul; /* I/O clock */ in octeon_setup_delays()
48 f = (0x8000000000000000ull / sdiv) * 2; in octeon_setup_delays()
54 sdiv = rst_boot.s.pnr_mul; /* I/O clock */ in octeon_setup_delays()
55 f = (0x8000000000000000ull / sdiv) * 2; in octeon_setup_delays()
/linux/sound/soc/cirrus/
H A Dep93xx-i2s.c304 unsigned word_len, div, sdiv, lrdiv; in ep93xx_i2s_hw_params() local
338 sdiv = 4; in ep93xx_i2s_hw_params()
344 sdiv = 2; in ep93xx_i2s_hw_params()
347 err = clk_set_rate(info->sclk, clk_get_rate(info->mclk) / sdiv); in ep93xx_i2s_hw_params()
/linux/drivers/clk/imx/
H A Dclk.h61 unsigned int sdiv; member
268 .sdiv = (_s), \
276 .sdiv = (_s), \
/linux/drivers/tty/serial/8250/
H A D8250_pci.c1207 unsigned int sdiv = DIV_ROUND_CLOSEST(sclk, baud); in pci_oxsemi_tornado_get_divisor() local
1226 srem = sdiv % spre; in pci_oxsemi_tornado_get_divisor()
1234 quot = sdiv / spre; in pci_oxsemi_tornado_get_divisor()
1240 quot = DIV_ROUND_CLOSEST(sdiv, spre); in pci_oxsemi_tornado_get_divisor()
/linux/arch/arm/
H A DKconfig1134 bool "Runtime patch udiv/sdiv instructions into __aeabi_{u}idiv()"
1140 and unsigned integers. Some v7 CPUs have support for the sdiv
1146 with the sdiv or udiv plus "bx lr" instructions when the CPU