Home
last modified time | relevance | path

Searched refs:SCLK_MUX_SEL_MASK (Results 1 – 14 of 14) sorted by relevance

/linux/drivers/gpu/drm/radeon/
H A Drv740d.h36 #define SCLK_MUX_SEL_MASK (0x1ff << 0) macro
H A Drv730d.h39 #define SCLK_MUX_SEL_MASK (0x1ff << 0) macro
H A Drv740_dpm.c150 spll_func_cntl_2 &= ~SCLK_MUX_SEL_MASK; in rv740_populate_sclk_value()
373 spll_func_cntl_2 &= ~SCLK_MUX_SEL_MASK; in rv740_populate_smc_acpi_state()
H A Drv730_dpm.c81 spll_func_cntl_2 &= ~SCLK_MUX_SEL_MASK; in rv730_populate_sclk_value()
291 spll_func_cntl_2 &= ~SCLK_MUX_SEL_MASK; in rv730_populate_smc_acpi_state()
H A Drv770d.h102 #define SCLK_MUX_SEL_MASK (0x1ff << 0) macro
H A Dnid.h549 #define SCLK_MUX_SEL_MASK (0x1ff << 0) macro
H A Dcikd.h259 #define SCLK_MUX_SEL_MASK (0x1ff << 0) macro
H A Drv770_dpm.c532 spll_func_cntl_2 &= ~SCLK_MUX_SEL_MASK; in rv770_populate_sclk_value()
980 spll_func_cntl_2 &= ~SCLK_MUX_SEL_MASK; in rv770_populate_smc_acpi_state()
H A Drv770.c1143 tmp &= SCLK_MUX_SEL_MASK; in rv770_set_clk_bypass_mode()
H A Devergreend.h84 #define SCLK_MUX_SEL_MASK (0x1ff << 0) macro
H A Dni_dpm.c1900 spll_func_cntl_2 &= ~SCLK_MUX_SEL_MASK; in ni_populate_smc_acpi_state()
2033 spll_func_cntl_2 &= ~SCLK_MUX_SEL_MASK; in ni_calculate_sclk_params()
H A Dcypress_dpm.c1433 spll_func_cntl_2 &= ~SCLK_MUX_SEL_MASK; in cypress_populate_smc_acpi_state()
H A Dsi_dpm.c4518 spll_func_cntl_2 &= ~SCLK_MUX_SEL_MASK; in si_populate_smc_acpi_state()
4760 spll_func_cntl_2 &= ~SCLK_MUX_SEL_MASK; in si_calculate_sclk_params()
H A Dci_dpm.c2981 spll_func_cntl_2 &= ~SCLK_MUX_SEL_MASK; in ci_populate_smc_acpi_level()