Home
last modified time | relevance | path

Searched refs:A15 (Results 1 – 25 of 41) sorted by relevance

12

/linux/arch/arm/include/debug/
H A Dexynos.S23 teq \tmp, #0xf0 @@ A15
27 teq \tmp, #0x100 @@ A15 + A7 but boot to A7
/linux/Documentation/devicetree/bindings/hwmon/
H A Dvexpress.txt22 label = "A15 Jcore";
/linux/arch/arm/boot/dts/samsung/
H A Dexynos5420-cpus.dtsi9 * boards: CPU[0123] being the A15.
14 * Exynos5420 and Exynos5800 always boot from Cortex-A15. On Exynos5422
H A Dexynos5422-odroidxu3.dts27 /* A15 cluster: VDD_ARM */
H A Dexynos5422-odroidxu3-lite.dts39 * than Odroid XU3/XU4 boards: 1.8 GHz for A15 cores & 1.3 GHz for A7 cores.
H A Dexynos5422-cpus.dtsi13 * Exynos5420 and Exynos5800 always boot from Cortex-A15. On Exynos5422
/linux/arch/arm64/boot/dts/ti/
H A Dk3-am642-phyboard-electra-x27-gpio1-spi1-uart3.dtso34 AM64X_IOPAD(0x022c, PIN_INPUT, 0) /* (A15) SPI1_D1 */
H A Dk3-am625-beagleplay.dts400 AM62X_IOPAD(0x01d0, PIN_INPUT_PULLUP, 2) /* (A15) UART0_CTSn.I2C3_SCL */
/linux/arch/arm/boot/dts/xen/
H A Dxenvm-4.2.dts6 * Cortex-A15 MPCore (V2P-CA15)
/linux/arch/arm/mach-hisi/
H A DKconfig37 bool "Hisilicon HiP04 Cortex A15 family"
/linux/arch/arm/mach-exynos/
H A DKconfig67 Samsung Exynos5 (Cortex-A15/A7) SoC based systems
/linux/Documentation/arch/arm/
H A Dsunxi.rst123 * Quad ARM Cortex-A15, Quad ARM Cortex-A7 based SoCs
/linux/arch/arm/boot/dts/ti/omap/
H A Dam335x-boneblue.dts124 …AM33XX_PADCONF(AM335X_PIN_XDMA_EVENT_INTR0, PIN_OUTPUT, MUX_MODE7) /* (A15) xdma_event_intr0.gpio0…
463 "WIFI_LED", /* A15 */
H A Dam335x-icev2.dts159 …AM33XX_PADCONF(AM335X_PIN_XDMA_EVENT_INTR0, PIN_OUTPUT, MUX_MODE7) /* (A15) xdma_event_intr0.gpio0…
H A Dam335x-pocketbeagle.dts382 …AM33XX_PADCONF(AM335X_PIN_XDMA_EVENT_INTR0, PIN_INPUT_PULLUP, MUX_MODE4) /* (A15) xdma_event_intr0…
/linux/arch/arm/boot/dts/arm/
H A Dvexpress-v2p-ca15-tc1.dts6 * Cortex-A15 MPCore (V2P-CA15)
/linux/drivers/pinctrl/aspeed/
H A Dpinctrl-aspeed-g5.c582 #define A15 71 macro
590 SIG_EXPR_LIST_ALIAS(A15, SPI1MISO, SPI1);
591 SIG_EXPR_LIST_DECL_SINGLE(A15, VBMISO, VGABIOSROM, COND1, VB_DESC);
592 PIN_DECL_2(A15, GPIOI7, SPI1MISO, VBMISO);
594 FUNC_GROUP_DECL(SPI1, B15, C15, A14, A15);
595 FUNC_GROUP_DECL(SPI1DEBUG, C18, E15, B16, C16, B15, C15, A14, A15);
596 FUNC_GROUP_DECL(SPI1PASSTHRU, C18, E15, B16, C16, B15, C15, A14, A15);
597 FUNC_GROUP_DECL(VGABIOSROM, B15, C15, A14, A15);
1906 ASPEED_PINCTRL_PIN(A15),
2525 ASPEED_SB_PINCONF(PIN_CONFIG_BIAS_PULL_DOWN, C18, A15, SCU8C, 24),
[all …]
H A Dpinctrl-aspeed-g7-soc1.c237 A15, enumerator
512 PIN(A15),
761 [D7] = 106, [N13] = 107, [C8] = 108, [C9] = 109, [C10] = 110, [M16] = 111, [A15] = 112,
982 PIN_GROUP(FWQSPI, M16, A15);
H A Dpinctrl-aspeed-g6.c575 #define A15 71 macro
576 SIG_EXPR_LIST_DECL_SESG(A15, BMCINT, BMCINT, SIG_DESC_SET(SCU418, 7));
577 SIG_EXPR_LIST_DECL_SESG(A15, SIOSCI, SIOSCI, SIG_DESC_SET(SCU4B8, 7));
578 PIN_DECL_2(A15, GPIOI7, BMCINT, SIOSCI);
579 FUNC_GROUP_DECL(BMCINT, A15);
580 FUNC_GROUP_DECL(SIOSCI, A15);
1649 ASPEED_PINCTRL_PIN(A15),
2425 ASPEED_PULL_DOWN_PINCONF(A15, SCU618, 7),
H A Dpinctrl-aspeed-g4.c331 #define A15 35 macro
332 SIG_EXPR_LIST_DECL_SINGLE(A15, NRI3, NRI3, SIG_DESC_SET(SCU80, 19));
335 SIG_EXPR_LIST_DECL_DUAL(A15, GPIE2OUT, GPIE2, GPIE);
336 PIN_DECL_2(A15, GPIOE3, NRI3, GPIE2OUT);
338 FUNC_GROUP_DECL(NRI3, A15);
339 FUNC_GROUP_DECL(GPIE2, B15, A15);
1911 ASPEED_PINCTRL_PIN(A15),
2536 ASPEED_SB_PINCONF(PIN_CONFIG_INPUT_DEBOUNCE, B15, A15, SCUA8, 25),
/linux/arch/arm/kernel/
H A Dentry-header.S350 @ We must avoid clrex due to Cortex-A15 erratum #830321
/linux/arch/arm/mm/
H A Dproc-v7.S521 ldr r10, =0x00000c0f @ Cortex-A15 primary part number
622 @ Cortex-A15 - needs iciallu switch_mm for hardening
/linux/arch/m68k/fpsp040/
H A Dbindec.S100 | A15. Convert the exponent to bcd.
/linux/drivers/pinctrl/renesas/
H A Dpfc-r8a77970.c178 #define IP1_31_28 FM(DU_DB5) F_(0, 0) F_(0, 0) FM(A15) FM(FXR_TXENA_N) F_(0, 0) F_(0, 0) F_(0,…
455 PINMUX_IPSR_GPSR(IP1_31_28, A15),
H A Dpfc-r8a77980.c212 #define IP1_31_28 FM(DU_DB5) FM(HTX0_A) FM(PWM0_A) FM(A15) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)…
536 PINMUX_IPSR_GPSR(IP1_31_28, A15),

12