/linux/arch/arm64/boot/dts/rockchip/ |
H A D | rk3568-radxa-e25.dts | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 3 /dts-v1/; 4 #include "rk3568-radxa-cm3i.dtsi" 14 pwm-leds { 15 compatible = "pwm-leds-multicolor"; 17 multi-led { 20 max-brightness = <255>; 22 led-red { 27 led-green { 32 led-blue { [all …]
|
H A D | rk3588-coolpi-cm5-evb.dts | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 7 /dts-v1/; 9 #include <dt-bindings/leds/common.h> 10 #include <dt-bindings/soc/rockchip,vop2.h> 11 #include "rk3588-coolpi-cm5.dtsi" 15 compatible = "coolpi,pi-cm5-evb", "coolpi,pi-cm5", "rockchip,rk3588"; 18 compatible = "pwm-backlight"; 19 enable-gpios = <&gpio4 RK_PA3 GPIO_ACTIVE_HIGH>; 20 pinctrl-names = "default"; 21 pinctrl-0 = <&bl_en>; [all …]
|
H A D | rk3588-edgeble-neu6a-io.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 6 #include <dt-bindings/gpio/gpio.h> 7 #include <dt-bindings/soc/rockchip,vop2.h> 11 stdout-path = "serial2:1500000n8"; 14 hdmi1-con { 15 compatible = "hdmi-connector"; 20 remote-endpoint = <&hdmi1_out_con>; 26 pcie30_port0_refclk: pcie30_port1_refclk: pcie-oscillator { 27 compatible = "gated-fixed-clock"; 28 #clock-cells = <0>; [all …]
|
H A D | rk3588-ok3588-c.dts | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 3 /dts-v1/; 4 #include "rk3588-fet3588-c.dtsi" 7 model = "Forlinx OK3588-C Board"; 8 compatible = "forlinx,ok3588-c", "forlinx,fet3588-c", "rockchip,rk3588"; 16 adc-keys-0 { 17 compatible = "adc-keys"; 18 io-channels = <&saradc 0>; 19 io-channel-names = "buttons"; 20 keyup-threshold-microvolt = <1800000>; [all …]
|
H A D | rk3588-armsom-w3.dts | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 3 /dts-v1/; 5 #include <dt-bindings/gpio/gpio.h> 6 #include <dt-bindings/leds/common.h> 7 #include <dt-bindings/soc/rockchip,vop2.h> 8 #include "rk3588-armsom-lm7.dtsi" 19 analog-sound { 20 compatible = "audio-graph-card"; 21 label = "rk3588-es8316"; 31 hp-det-gpio = <&gpio1 RK_PD5 GPIO_ACTIVE_HIGH>; [all …]
|
H A D | rk3588-orangepi-5-plus.dts | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 6 /dts-v1/; 8 #include <dt-bindings/gpio/gpio.h> 9 #include <dt-bindings/pinctrl/rockchip.h> 10 #include <dt-bindings/soc/rockchip,vop2.h> 11 #include <dt-bindings/usb/pd.h> 12 #include "rk3588-orangepi-5.dtsi" 16 compatible = "xunlong,orangepi-5-plus", "rockchip,rk3588"; 18 hdmi0-con { 19 compatible = "hdmi-connector"; [all …]
|
H A D | rk3568-nanopi-r5c.dts | 1 // SPDX-License-Identifier: GPL-2.0-or-later OR MIT 9 /dts-v1/; 10 #include "rk3568-nanopi-r5s.dtsi" 14 compatible = "friendlyarm,nanopi-r5c", "rockchip,rk3568"; 16 gpio-keys { 17 compatible = "gpio-keys"; 18 pinctrl-names = "default"; 19 pinctrl-0 = <&reset_button_pin>; 21 button-reset { 22 debounce-interval = <50>; [all …]
|
H A D | rk3568-nanopi-r5s.dts | 1 // SPDX-License-Identifier: GPL-2.0-or-later OR MIT 9 /dts-v1/; 10 #include "rk3568-nanopi-r5s.dtsi" 14 compatible = "friendlyarm,nanopi-r5s", "rockchip,rk3568"; 20 gpio-keys { 21 compatible = "gpio-keys"; 22 pinctrl-0 = <&gpio4_a0_k1_pin>; 23 pinctrl-names = "default"; 25 button-reset { 26 debounce-interval = <50>; [all …]
|
H A D | rk3588-rock-5-itx.dts | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 7 /dts-v1/; 9 #include <dt-bindings/gpio/gpio.h> 10 #include <dt-bindings/input/input.h> 11 #include <dt-bindings/leds/common.h> 12 #include <dt-bindings/pinctrl/rockchip.h> 13 #include <dt-bindings/pwm/pwm.h> 14 #include <dt-bindings/soc/rockchip,vop2.h> 15 #include "dt-bindings/usb/pd.h" 20 compatible = "radxa,rock-5-itx", "rockchip,rk3588"; [all …]
|
H A D | rk3588-friendlyelec-cm3588-nas.dts | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 9 /dts-v1/; 11 #include <dt-bindings/gpio/gpio.h> 12 #include <dt-bindings/input/input.h> 13 #include <dt-bindings/pinctrl/rockchip.h> 14 #include <dt-bindings/soc/rockchip,vop2.h> 15 #include <dt-bindings/usb/pd.h> 16 #include "rk3588-friendlyelec-cm3588.dtsi" 20 compatible = "friendlyarm,cm3588-nas", "friendlyarm,cm3588", "rockchip,rk3588"; 22 adc_key_recovery: adc-key-recovery { [all …]
|
H A D | rk3588-coolpi-cm5-genbook.dts | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 7 /dts-v1/; 9 #include <dt-bindings/leds/common.h> 10 #include <dt-bindings/soc/rockchip,vop2.h> 11 #include "rk3588-coolpi-cm5.dtsi" 15 compatible = "coolpi,pi-cm5-genbook", "coolpi,pi-cm5", "rockchip,rk3588"; 18 compatible = "pwm-backlight"; 19 enable-gpios = <&gpio4 RK_PA3 GPIO_ACTIVE_HIGH>; 20 pinctrl-names = "default"; 21 pinctrl-0 = <&bl_en>; [all …]
|
H A D | rk3588-nanopc-t6.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 8 /dts-v1/; 10 #include <dt-bindings/gpio/gpio.h> 11 #include <dt-bindings/input/input.h> 12 #include <dt-bindings/pinctrl/rockchip.h> 13 #include <dt-bindings/soc/rockchip,vop2.h> 14 #include <dt-bindings/usb/pd.h> 18 model = "FriendlyElec NanoPC-T6"; 19 compatible = "friendlyarm,nanopc-t6", "rockchip,rk3588"; 26 adc-keys-0 { [all …]
|
H A D | rk3588-rock-5b-5bp-5t.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 3 /dts-v1/; 5 #include <dt-bindings/gpio/gpio.h> 6 #include <dt-bindings/leds/common.h> 7 #include <dt-bindings/soc/rockchip,vop2.h> 18 stdout-path = "serial2:1500000n8"; 21 hdmi0-con { 22 compatible = "hdmi-connector"; 27 remote-endpoint = <&hdmi0_out_con>; 32 hdmi1-con { [all …]
|
H A D | rk3399-nanopi-r4s.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 3 * FriendlyElec NanoPC-R4 board device tree source 15 /dts-v1/; 17 #include "rk3399-nanopi4.dtsi" 20 /delete-node/ display-subsystem; 22 gpio-leds { 23 pinctrl-0 = <&lan_led_pin>, <&sys_led_pin>, <&wan_led_pin>; 25 /delete-node/ led-0; 27 lan_led: led-lan { 32 sys_led: led-sys { [all …]
|
H A D | rk3588-rock-5b-pcie-ep.dtso | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 3 * DT-overlay to run the PCIe3_4L Dual Mode controller in Endpoint mode 8 * tree overlay: rk3588-rock-5b-pcie-srns.dtso. 11 /dts-v1/; 15 rockchip,rx-common-refclk-mode = <0 0 0 0>; 23 vpcie3v3-supply = <&vcc3v3_pcie30>;
|
H A D | rk3588-rock-5b-plus.dts | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 3 /dts-v1/; 5 #include "rk3588-rock-5b.dtsi" 9 compatible = "radxa,rock-5b-plus", "rockchip,rk3588"; 11 rfkill-wwan { 12 compatible = "rfkill-gpio"; 13 label = "rfkill-m2-wwan"; 14 radio-type = "wwan"; 15 shutdown-gpios = <&gpio3 RK_PA6 GPIO_ACTIVE_HIGH>; 18 vcc3v3_4g: regulator-vcc3v3-4g { [all …]
|
H A D | rk3588-rock-5t.dts | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 3 /dts-v1/; 5 #include "rk3588-rock-5b-5bp-5t.dtsi" 9 compatible = "radxa,rock-5t", "rockchip,rk3588"; 11 analog-sound { 12 compatible = "audio-graph-card"; 13 label = "rk3588-es8316"; 23 hp-det-gpios = <&gpio4 RK_PC3 GPIO_ACTIVE_HIGH>; 24 pinctrl-names = "default"; 25 pinctrl-0 = <&hp_detect>; [all …]
|
H A D | rk3588-orangepi-5-compact.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 3 /dts-v1/; 5 #include <dt-bindings/gpio/gpio.h> 6 #include <dt-bindings/pinctrl/rockchip.h> 7 #include "rk3588-orangepi-5.dtsi" 10 vcc5v0_usb30_otg: vcc5v0-usb30-otg-regulator { 11 compatible = "regulator-fixed"; 12 enable-active-high; 15 pinctrl-names = "default"; 16 pinctrl-0 = <&usb_otg_pwren>; [all …]
|
H A D | rk3568-qnap-ts433.dts | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 4 * Copyright (c) 2024 Uwe Kleine-König 7 /dts-v1/; 9 #include <dt-bindings/input/input.h> 10 #include <dt-bindings/leds/common.h> 11 #include <dt-bindings/gpio/gpio.h> 15 model = "Qnap TS-433-4G NAS System 4-Bay"; 25 stdout-path = "serial2:115200n8"; 29 compatible = "gpio-keys"; 30 pinctrl-0 = <©_button_pin>, <&reset_button_pin>; [all …]
|
H A D | rk3588-mnt-reform2.dts | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 7 /dts-v1/; 9 #include <dt-bindings/gpio/gpio.h> 10 #include <dt-bindings/input/input.h> 11 #include <dt-bindings/pinctrl/rockchip.h> 12 #include <dt-bindings/soc/rockchip,vop2.h> 13 #include <dt-bindings/usb/pd.h> 15 #include "rk3588-firefly-icore-3588q.dtsi" 19 compatible = "mntre,reform2-rcore", "firefly,icore-3588q", "rockchip,rk3588"; 20 chassis-type = "laptop"; [all …]
|
H A D | rk3568-rock-3a.dts | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 3 /dts-v1/; 4 #include <dt-bindings/gpio/gpio.h> 5 #include <dt-bindings/leds/common.h> 6 #include <dt-bindings/pinctrl/rockchip.h> 7 #include <dt-bindings/soc/rockchip,vop2.h> 22 stdout-path = "serial2:1500000n8"; 25 hdmi-con { 26 compatible = "hdmi-connector"; 31 remote-endpoint = <&hdmi_out_con>; [all …]
|
H A D | rk3399-puma-haikou.dts | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 6 /dts-v1/; 7 #include "rk3399-puma.dtsi" 8 #include <dt-bindings/input/input.h> 11 model = "Theobroma Systems RK3399-Q7 SoM"; 12 compatible = "tsd,rk3399-puma-haikou", "rockchip,rk3399"; 19 stdout-path = "serial0:115200n8"; 22 gpio-keys { 23 compatible = "gpio-keys"; 24 pinctrl-0 = <&haikou_keys_pin>; [all …]
|
/linux/Documentation/devicetree/bindings/pci/ |
H A D | rcar-pci-host.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 4 --- 5 $id: http://devicetree.org/schemas/pci/rcar-pci-host.yaml# 6 $schema: http://devicetree.org/meta-schemas/core.yaml# 8 title: Renesas R-Car PCIe Host 11 - Marek Vasut <marek.vasut+renesas@gmail.com> 12 - Yoshihiro Shimoda <yoshihiro.shimoda.uh@renesas.com> 15 - $ref: /schemas/pci/pci-host-bridge.yaml# 20 - const: renesas,pcie-r8a7779 # R-Car H1 21 - items: [all …]
|
H A D | nvidia,tegra194-pcie.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/pci/nvidia,tegra194-pcie.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Thierry Reding <thierry.reding@gmail.com> 11 - Jon Hunter <jonathanh@nvidia.com> 12 - Vidya Sagar <vidyas@nvidia.com> 16 inherits all the common properties defined in snps,dw-pcie.yaml. Some of 20 See nvidia,tegra194-pcie-ep.yaml for details on the Endpoint mode device 26 - nvidia,tegra194-pcie [all …]
|
/linux/drivers/pci/controller/ |
H A D | pcie-rockchip-host.c | 1 // SPDX-License-Identifier: GPL-2.0+ 7 * Author: Shawn Lin <shawn.lin@rock-chips.com> 8 * Wenrui Li <wenrui.li@rock-chips.com> 29 #include "pcie-rockchip.h" 68 if (pci_is_root_bus(bus) || pci_is_root_bus(bus->parent)) in rockchip_pcie_valid_device() 79 if (rockchip->legacy_phy) in rockchip_pcie_lane_map() 80 return GENMASK(MAX_LANE_NUM - 1, 0); in rockchip_pcie_lane_map() 85 /* The link may be using a reverse-indexed mapping. */ in rockchip_pcie_lane_map() 97 addr = rockchip->apb_base + PCIE_RC_CONFIG_NORMAL_BASE + where; in rockchip_pcie_rd_own_conf() 124 addr = rockchip->apb_base + PCIE_RC_CONFIG_NORMAL_BASE + offset; in rockchip_pcie_wr_own_conf() [all …]
|