partial\-fpga\-config (full) in projects: freebsd

Project(s)

Full Search
Definition
Symbol
File Path
History
Type

Searched +full:partial +full:- +full:fpga +full:- +full:config (Results 1 – 6 of 6) sorted by relevance

/freebsd/sys/contrib/device-tree/Bindings/fpga/
H A D	fpga-region.txt	`1 FPGA Region Device Tree Binding 6 - Introduction 7 - Terminology 8 - Sequence 9 - FPGA Region 10 - Supported Use Models 11 - Device Tree Examples 12 - Constraints 18 FPGA Region [all...]`
H A D	fpga-region.yaml	`1 # SPDX-License-Identifier: GPL-2.0 3 --- 4 $id: http://devicetree.org/schemas/fpga/fpga-region.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: FPGA Region 10 - Michal Simek <michal.simek@amd.com> 14 - Introduction 15 - Terminology 16 - Sequence 17 - FPGA Region [all …]`
/freebsd/sys/dev/bxe/
H A D	bxe.c	1 /- 2 SPDX-License-Identifier: BSD-2-Clause 4 * Copyright (c) 2007-2014 QLogic Corporation. All rights reserved. 64 * FLR Support - bxe_pf_flr_clnup() is called during nic_load in the per 241 static int load_count[2][3] = { {0} }; /* per-path: 0-common, 1-port0, 2-port1 / 253 / Interrupt Mode: 0 (IRQ), 1 (MSI/IRQ), and 2 (MSI-X/MSI/IRQ) / 256 &bxe_interrupt_mode, 0, "Interrupt (MSI-X/MSI/INTx) mode"); 261 &bxe_queue_count, 0, "Multi-Queue queue count"); 288 / PCI MRRS: -1 (Auto), 0 (128B), 1 (256B), 2 (512B), 3 (1KB) */ 289 static int bxe_mrrs = -1; [all …]
/freebsd/sys/dev/cxgbe/common/
H A D	t4_hw.c	`1 /- 2 SPDX-License-Identifier: BSD-2-Clause 48 * t4_wait_op_done_val - wait until an operation is completed 51 * @mask: a single-bit field within @reg that indicates completion 60 * operation completes and -EAGAIN otherwise. 73 if (--attempt in t4_wait_op_done_val() [all...]`
/freebsd/sys/dev/qlnx/qlnxe/
H A D	reg_addr.h	2 * Copyright (c) 2017-2018 Cavium, Inc. 78 …- For ending "endless completion". 0 - When receiving a completion timeout while receiving a compl… 79 … DataWidth:0x4 // 0 - TXCPL sync fifo pop underflow 1 - TXR sync fifo pop underflow 2 - TXW hea… 80 …s:R DataWidth:0x6 // 0 - RX target read and config sync fifo push overflow 1 - RX header syn… 81 …ataWidth:0x14 // 4:0 - TXCPL sync fifo pop status 9:5 - TXR sync fifo pop status 14:10 - TXW hea… 88 …ffff<<0) // Vendor ID. PCI-SIG assigned Manufacturer Identifier. Note: The access attributes of … 90 …ce Identifier. Note: The access attributes of this field are as follows: - Dbi: if (DBI_RO_WR_E… 116 … (0x1<<9) // Fast back-to-back transaction ena… 128 … (0x1<<23) // Fast back-to-back capable. Not ap… 145 …l has_io_bar=0. Note: The access attributes of this field are as follows: - Dbi: if (DBI_RO_WR_E… [all …]
/freebsd/sys/dev/bnxt/bnxt_en/
H A D	hsi_struct_def.h	`1 /- 34 Copyright(c) 2001-2025, Broadcom. All rights reserved. The 71 * * 0x0-0xFFF8 - The function ID 72 * * 0xFFF8-0xFFFC, 0xFFFE - Reserved for internal processors 73 * * 0xFFFD - Reserved for user-space HWRM interface 74 * * 0xFFFF - HWRM 122 /* Engine CKV - The Alias key EC curve and ECC public key information. / 124 / Engine CKV - Initialization vector. / 126 / Engine CKV - Authentication tag. / 128 / Engine CKV - The encrypted data. */ [all …]`