Home
last modified time | relevance | path

Searched full:gcc_disp_gpll0_clk_src (Results 1 – 17 of 17) sorted by relevance

/linux/include/dt-bindings/clock/
H A Dqcom,gcc-sc7180.h34 #define GCC_DISP_GPLL0_CLK_SRC 24 macro
H A Dqcom,sm7150-gcc.h34 #define GCC_DISP_GPLL0_CLK_SRC 22 macro
H A Dqcom,gcc-qcm2290.h82 #define GCC_DISP_GPLL0_CLK_SRC 72 macro
H A Dqcom,gcc-sm6115.h174 #define GCC_DISP_GPLL0_CLK_SRC 166 macro
H A Dqcom,gcc-sc7280.h33 #define GCC_DISP_GPLL0_CLK_SRC 23 macro
H A Dqcom,sm6375-gcc.h95 #define GCC_DISP_GPLL0_CLK_SRC 84 macro
H A Dqcom,gcc-sdm845.h31 #define GCC_DISP_GPLL0_CLK_SRC 21 macro
/linux/drivers/clk/qcom/
H A Dgcc-sc7180.c1011 static struct clk_branch gcc_disp_gpll0_clk_src = { variable
1017 .name = "gcc_disp_gpll0_clk_src",
2260 [GCC_DISP_GPLL0_CLK_SRC] = &gcc_disp_gpll0_clk_src.clkr,
H A Dgcc-sm6115.c2159 static struct clk_regmap_div gcc_disp_gpll0_clk_src = { variable
2164 .name = "gcc_disp_gpll0_clk_src",
2179 &gcc_disp_gpll0_clk_src.clkr.hw,
3327 [GCC_DISP_GPLL0_CLK_SRC] = &gcc_disp_gpll0_clk_src.clkr,
H A Dgcc-sm6375.c2328 static struct clk_regmap_div gcc_disp_gpll0_clk_src = { variable
2333 .name = "gcc_disp_gpll0_clk_src",
2350 &gcc_disp_gpll0_clk_src.clkr.hw,
3675 [GCC_DISP_GPLL0_CLK_SRC] = &gcc_disp_gpll0_clk_src.clkr,
H A Dgcc-sm7150.c1207 static struct clk_branch gcc_disp_gpll0_clk_src = { variable
1213 .name = "gcc_disp_gpll0_clk_src",
2774 [GCC_DISP_GPLL0_CLK_SRC] = &gcc_disp_gpll0_clk_src.clkr,
H A Dgcc-sc7280.c1476 static struct clk_branch gcc_disp_gpll0_clk_src = { variable
1482 .name = "gcc_disp_gpll0_clk_src",
3207 [GCC_DISP_GPLL0_CLK_SRC] = &gcc_disp_gpll0_clk_src.clkr,
/linux/arch/arm64/boot/dts/qcom/
H A Dsdm670.dtsi2065 <&gcc GCC_DISP_GPLL0_CLK_SRC>,
2074 "gcc_disp_gpll0_clk_src",
H A Dagatti.dtsi2083 <&gcc GCC_DISP_GPLL0_CLK_SRC>,
2089 "gcc_disp_gpll0_clk_src",
H A Dsc7180.dtsi3490 <&gcc GCC_DISP_GPLL0_CLK_SRC>,
3496 "gcc_disp_gpll0_clk_src",
H A Dsdm845.dtsi5023 <&gcc GCC_DISP_GPLL0_CLK_SRC>,
5032 "gcc_disp_gpll0_clk_src",
H A Dkodiak.dtsi5204 <&gcc GCC_DISP_GPLL0_CLK_SRC>,