| /freebsd/sys/contrib/device-tree/Bindings/pci/ |
| H A D | pci-ep.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/pci/pci-ep.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
13 - Kishon Vijay Abraham I <kishon@kernel.org>
14 - Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>
18 pattern: "^pcie-ep@"
20 iommu-map:
21 $ref: /schemas/types.yaml#/definitions/uint32-matrix
24 - description: Device ID (see msi-map) base
[all …]
|
| H A D | pci-msi.txt | 1 This document describes the generic device tree binding for describing the
4 Each PCI device under a root complex is uniquely identified by its Requester ID
5 (AKA RID). A Requester ID is a triplet of a Bus number, Device number, and
12 * Bits [7:3] are the Device number.
18 Requester ID. A mechanism is required to associate a device with both the MSI
23 Documentation/devicetree/bindings/interrupt-controller/msi.txt.
30 -------------------
32 - msi-map: Maps a Requester ID to an MSI controller and associated
33 msi-specifier data. The property is an arbitrary number of tuples of
34 (rid-base,msi-controller,msi-base,length), where:
[all …]
|
| H A D | pci-iommu.txt | 1 This document describes the generic device tree binding for describing the
4 Each PCI(e) device under a root complex is uniquely identified by its Requester
5 ID (AKA RID). A Requester ID is a triplet of a Bus number, Device number, and
12 * Bits [7:3] are the Device number.
17 Requester ID. While a given PCI device can only master through one IOMMU, a
22 and a mechanism is required to map from a PCI device to its IOMMU and sideband
33 -------------------
35 - iommu-map: Maps a Requester ID to an IOMMU and associated IOMMU specifier
39 (rid-base,iommu,iommu-base,length).
41 Any RID r in the interval [rid-base, rid-base + length) is associated with
[all …]
|
| /freebsd/sys/contrib/dev/iwlwifi/fw/api/ |
| H A D | dbg-tlv.h | 1 /* SPDX-License-Identifier: GPL-2.0 OR BSD-3-Clause */
3 * Copyright (C) 2018-2025 Intel Corporation
21 * @id: the debug configuration command type for instance: 0xf6 / 0xf5 / DHC
27 u8 id; member
34 * struct iwl_fw_ini_header - Common Header for all ini debug TLV's structures
46 * struct iwl_fw_ini_addr_size - Base address and size that defines
49 * @addr: the base address (fixed size - 4 bytes)
58 * struct iwl_fw_ini_region_dev_addr_range - Configuration to read
59 * device address range
61 * @offset: offset to add to the base address of each chunk
[all …]
|
| /freebsd/sys/dev/pci/ |
| H A D | pcivar.h | 1 /*-
2 * SPDX-License-Identifier: BSD-2-Clause
42 /* Config registers for PCI-PCI and PCI-Cardbus bridges. */
78 uint8_t vpd_reg; /* base register, + 2 for addr, + 4 data */
97 /* Interesting values for PCI MSI-X */
105 u_int mte_vector; /* 1-based index into msix_vectors array. */
111 uint8_t msix_location; /* Offset of MSI-X capability registers. */
126 uint32_t id; member
131 uint8_t ht_slave; /* Non-zero if device is an HT slave. */
134 uint64_t ht_msiaddr; /* MSI mapping base address */
[all …]
|
| /freebsd/sys/contrib/dev/acpica/common/ |
| H A D | dmtbinfo2.c | 3 * Module Name: dmtbinfo2 - Table info for non-AML tables
11 * Some or all of this work - Copyright (c) 1999 - 2025, Intel Corp.
24 * base code distributed originally by Intel ("Original Intel Code") to copy,
28 * 2.3. Intel grants Licensee a non-exclusive and non-transferable patent
104 * re-exports any such software from a foreign destination, Licensee shall
105 * ensure that the distribution and export/re-export of the software is in
108 * any of its subsidiaries will export/re-export any technical data, process,
130 * 3. Neither the names of the above-listed copyright holders nor the names
157 /* This module used for application-level code only */
165 * - Add the C table definition to the actbl1.h or actbl2.h header.
[all …]
|
| H A D | ahpredef.c | 3 * Module Name: ahpredef - Table of all known ACPI predefined names
11 * Some or all of this work - Copyright (c) 1999 - 2025, Intel Corp.
24 * base code distributed originally by Intel ("Original Intel Code") to copy,
28 * 2.3. Intel grants Licensee a non-exclusive and non-transferable patent
104 * re-exports any such software from a foreign destination, Licensee shall
105 * ensure that the distribution and export/re-export of the software is in
108 * any of its subsidiaries will export/re-export any technical data, process,
130 * 3. Neither the names of the above-listed copyright holders nor the names
174 …AH_PREDEF ("_ACx", "Active Cooling, x=0-9", "Returns the active cooling policy threshold values…
175 … AH_PREDEF ("_ADR", "Address", "Returns address of a device on parent bus, and resource field"),
[all …]
|
| /freebsd/usr.sbin/pciconf/ |
| H A D | pciconf.c | 56 int id; member
64 int id; member
93 "usage: pciconf -l [-BbcevV] [device]\n" in usage()
94 " pciconf -a device\n" in usage()
95 " pciconf -r [-b | -h] device addr[:addr2]\n" in usage()
96 " pciconf -w [-b | -h] device addr value\n" in usage()
97 " pciconf -D [-b | -h | -x] device bar [start [count]]" in usage()
113 while ((c = getopt(argc, argv, "aBbcDehlrwVvx")) != -1) { in main()
236 if (ioctl(fd, PCIOCGETCONF, &pc) == -1) in list_devs()
248 warnx("PCI device list changed, please try again"); in list_devs()
[all …]
|
| H A D | pciconf.8 | 34 .Fl l Oo Fl BbceVv Oc Op Ar device
36 .Fl a Ar device
38 .Fl r Oo Fl b | h Oc Ar device addr Ns Op : Ns Ar addr2
40 .Fl w Oo Fl b | h Oc Ar device addr value
42 .Fl D Oo Fl b | h | x Oc Ar device bar Op Ar start Op Ns Ar count
53 normally only the super-user.
60 .Bd -literal
61 foo0@pci0:0:4:0: class=0x010000 rev=0x01 hdr=0x00 vendor=0x1000 device=0x000f \
63 bar0@pci0:0:5:0: class=0x000100 rev=0x00 hdr=0x00 vendor=0x88c1 device=0x5333 \
65 none0@pci0:0:6:0: class=0x020000 rev=0x00 hdr=0x00 vendor=0x10ec device=0x8029 \
[all …]
|
| /freebsd/sys/arm/allwinner/ |
| H A D | aw_sid.c | 1 /*-
27 * Allwinner secure ID controller
70 bus_size_t base; member
73 enum aw_sid_fuse_id id; member
83 .id = AW_SID_FUSE_ROOTKEY,
92 .base = EFUSE_OFFSET,
95 .id = AW_SID_FUSE_ROOTKEY,
101 .base = EFUSE_OFFSET,
104 .id = AW_SID_FUSE_THSSENSOR,
113 .base = EFUSE_OFFSET,
[all …]
|
| /freebsd/sys/dev/drm2/ |
| H A D | drm_crtc.c | 2 * Copyright (c) 2006-2008 Intel Corporation
84 * Non-global properties, but "required" for certain connectors.
88 { DRM_MODE_SUBCONNECTOR_Automatic, "Automatic" }, /* DVI-I and TV-out */
89 { DRM_MODE_SUBCONNECTOR_DVID, "DVI-D" }, /* DVI-I */
90 { DRM_MODE_SUBCONNECTOR_DVIA, "DVI-A" }, /* DVI-I */
97 { DRM_MODE_SUBCONNECTOR_Unknown, "Unknown" }, /* DVI-I and TV-out */
98 { DRM_MODE_SUBCONNECTOR_DVID, "DVI-D" }, /* DVI-I */
99 { DRM_MODE_SUBCONNECTOR_DVIA, "DVI-A" }, /* DVI-I */
107 { DRM_MODE_SUBCONNECTOR_Automatic, "Automatic" }, /* DVI-I and TV-out */
108 { DRM_MODE_SUBCONNECTOR_Composite, "Composite" }, /* TV-out */
[all …]
|
| H A D | drm_crtc.h | 3 * Copyright © 2007-2008 Dave Airlie
4 * Copyright © 2007-2008 Intel Corporation
48 uint32_t id; member
104 MODE_UNVERIFIED = -3, /* mode needs to reverified */
105 MODE_BAD = -2, /* unspecified reason */
106 MODE_ERROR = -1 /* error condition */
118 .base.type = DRM_MODE_OBJECT_MODE
125 struct drm_mode_object base; member
253 struct drm_mode_object base; member
270 struct drm_mode_object base; member
[all …]
|
| /freebsd/contrib/file/magic/Magdir/ |
| H A D | pci_ids | 2 #------------------------------------------------------------------------------
7 # Vendor identification (ID) https://pci-ids.ucw.cz/v2.2/pci.ids
9 0 name PCI-vendor
10 # ID vendor name
42 # https://blog.ladsai.com/pci-configuration-space-class-code.html
43 # Base class code https://wiki.osdev.org/PCI
45 0 name PCI-class
48 # Device was built prior definition of the class code field
50 # Any device except for VGA-Compatible devices like: 2975BIOS.BIN Trm3x5.bin
51 # BUT also NVidia44.bin vgabios-stdvga-bin.rom
[all …]
|
| /freebsd/sys/sys/ |
| H A D | pciio.h | 1 /*-
2 * SPDX-License-Identifier: BSD-2-Clause
61 u_int8_t pc_dev; /* device on this bus */
62 u_int8_t pc_func; /* function on this device */
68 u_int16_t pc_subvendor; /* card vendor ID */
69 u_int16_t pc_subdevice; /* card device ID, assigned by
71 u_int16_t pc_vendor; /* chip vendor ID */
72 u_int16_t pc_device; /* chip device ID, assigned by
77 u_int8_t pc_revid; /* chip revision ID */
78 char pd_name[PCI_MAXNAMELEN + 1]; /* device name */
[all …]
|
| /freebsd/sys/dev/mii/ |
| H A D | mii.h | 3 /*-
4 * SPDX-License-Identifier: BSD-2-Clause
42 * MII commands, used if a device must drive the MII lines
69 #define BMSR_100T4 0x8000 /* 100 base T4 capable */
70 #define BMSR_100TXFDX 0x4000 /* 100 base Tx full duplex capable */
71 #define BMSR_100TXHDX 0x2000 /* 100 base Tx half duplex capable */
72 #define BMSR_10TFDX 0x1000 /* 10 base T full duplex capable */
73 #define BMSR_10THDX 0x0800 /* 10 base T half duplex capable */
74 #define BMSR_100T2FDX 0x0400 /* 100 base T2 full duplex capable */
75 #define BMSR_100T2HDX 0x0200 /* 100 base T2 half duplex capable */
[all …]
|
| /freebsd/sys/i386/i386/ |
| H A D | bios.c | 1 /*-
2 * SPDX-License-Identifier: BSD-2-Clause
94 for (cv = (u_int8_t *)sdh, ck = 0, i = 0; i < (sdh->len * 16); i++) { in bios32_init()
98 if ((ck == 0) && (BIOS_START <= sdh->entry ) && in bios32_init()
99 (sdh->entry < (BIOS_START + BIOS_SIZE))) { in bios32_init()
100 bios32_SDCI = BIOS_PADDRTOVADDR(sdh->entry); in bios32_init()
104 sdh->entry, bios32_SDCI, sdh->revision, sdh->len); in bios32_init()
110 PCIbios.ident.id = 0x49435024; /* PCI systems should have this */ in bios32_init()
112 printf("pcibios: PCI BIOS entry at 0x%x+0x%x\n", PCIbios.base, PCIbios.entry); in bios32_init()
130 for (cv = (u_int8_t *)pt, ck = 0, i = 0; i < pt->len; i++) { in bios32_init()
[all …]
|
| /freebsd/sys/contrib/device-tree/Bindings/bus/ |
| H A D | mvebu-mbus.txt | 6 - compatible: Should be set to one of the following:
7 marvell,armada370-mbus
8 marvell,armadaxp-mbus
9 marvell,armada375-mbus
10 marvell,armada380-mbus
11 marvell,kirkwood-mbus
12 marvell,dove-mbus
13 marvell,orion5x-88f5281-mbus
14 marvell,orion5x-88f5182-mbus
15 marvell,orion5x-88f5181-mbus
[all …]
|
| /freebsd/sys/contrib/device-tree/Bindings/net/can/ |
| H A D | c_can.txt | 1 Bosch C_CAN/D_CAN controller Device Tree Bindings
2 -------------------------------------------------
5 - compatible : Should be "bosch,c_can" for C_CAN controllers and
7 Can be "ti,dra7-d_can", "ti,am3352-d_can" or
8 "ti,am4372-d_can".
9 - reg : physical base address and size of the C_CAN/D_CAN
11 - interrupts : property with a value describing the interrupt
15 - ti,hwmods : Must be "d_can<n>" or "c_can<n>", n being the
19 - power-domains : Should contain a phandle to a PM domain provider node
20 and an args specifier containing the DCAN device id
[all …]
|
| /freebsd/stand/common/ |
| H A D | isapnp.h | 16 * 4. Neither the name of the author nor the names of any co-contributors
61 state to compare one bit of the boards ID.
70 registers to their power-up values.
84 This register is write-only. The values are not sticky, that is,
95 pointer to the byte-serial device is reset. This register is
122 Selects the current logical device. All reads and writes of memory,
124 of the logical device written here. In addition, the I/O Range
126 device. This register is read/write. If a card has only 1 logical
127 device, this location should be a read-only value of 0x00.
130 /*** addresses 0x08 - 0x1F Card Level Reserved for future use ***/
[all …]
|
| /freebsd/sys/contrib/openzfs/man/man5/ |
| H A D | vdev_id.conf.5 | 1 .\" SPDX-License-Identifier: CDDL-1.0
25 while it is mapping a disk device name to an alias.
35 .Bl -tag -width "-h"
37 Maps a device link in the
39 directory hierarchy to a new device name.
40 The udev rule defining the device link must have run prior to
42 A defined alias takes precedence over a topology-derived name, but the
46 topology while naming an internal L2ARC device with an alias.
49 is the name of the link to the device that will by created under
50 .Pa /dev/disk/by-vdev .
[all …]
|
| /freebsd/sys/dts/ |
| H A D | bindings-localbus.txt | 2 Marvell Device bus (localbus) configuration.
11 Value type: <prop-encoded-array> encoded as arbitrary number of localbus
18 a) child node address-cells:
19 - first cell: number of bank (chip select)
20 - second cell: (Marvell devices) Target ID for decoding
24 - address offset: used with parent's node base address to
25 specify base address of mapped device
27 c) child node size-cells:
28 - size: defines amount of memory that should be reserved for
29 device
[all …]
|
| /freebsd/sys/i386/pci/ |
| H A D | pci_cfgreg.c | 1 /*-
2 * SPDX-License-Identifier: BSD-2-Clause
58 uint64_t base; member
84 "Enable support for PCI-e memory mapped config access");
101 * numbers in the range 128-254 to indicate something strange and
192 return (-1); in pci_docfgregread()
259 && (reg & (bytes - 1)) == 0) { in pci_cfgenable()
301 int data = -1; in pcireg_cfgread()
352 uint32_t id, class; in pci_cfgcheck() local
354 uint8_t device; in pci_cfgcheck() local
[all …]
|
| /freebsd/sys/ofed/drivers/infiniband/core/ |
| H A D | ib_uverbs_cmd.c | 1 /*-
2 * SPDX-License-Identifier: BSD-2-Clause OR GPL-2.0
19 * - Redistributions of source code must retain the above
23 * - Redistributions in binary form must reproduce the above
74 if (copy_to_user(attrs->ucore.outbuf, resp, in uverbs_response()
75 min(attrs->ucore.outlen, resp_len))) in uverbs_response()
76 return -EFAULT; in uverbs_response()
78 if (resp_len < attrs->ucore.outlen) { in uverbs_response()
83 ret = clear_user(attrs->ucore.outbuf + resp_len, in uverbs_response()
84 attrs->ucore.outlen - resp_len); in uverbs_response()
[all …]
|
| /freebsd/share/man/man4/ |
| H A D | pci.4 | 35 .Bd -ragged -offset indent
36 .Cd device pci
40 .Pq SR-IOV :
41 .Bd -ragged -offset indent
45 To compile in support for native PCI-express HotPlug:
46 .Bd -ragged -offset indent
64 character device that can be used by userland programs to read and write
67 Programs can also use this device to get a list of all
80 device.
91 or a BAR read access could have function-specific side-effects.
[all …]
|
| /freebsd/sys/arm64/acpica/ |
| H A D | acpi_iort.c | 1 /*-
2 * SPDX-License-Identifier: BSD-2-Clause
52 * a range of device IDs [base..end] from the current node to another
53 * node. The corresponding device IDs on destination node starts at
57 u_int base; member
67 * of a list of GIC ITS blocks which can handle the device ID. We
86 * IORT node. Each node has some device specific data depending on the
94 u_int node_offset; /* offset in IORT - node ID */
120 switch(node->type) { in iort_entry_get_id_mapping_index()
122 /* The ID mapping field was added in version 1 */ in iort_entry_get_id_mapping_index()
[all …]
|