Home
last modified time | relevance | path

Searched +full:channel +full:- +full:4 (Results 1 – 25 of 1150) sorted by relevance

12345678910>>...46

/freebsd/sys/contrib/device-tree/Bindings/powerpc/fsl/
H A Ddma.txt4 This is a little-endian 4-channel DMA controller, used in Freescale mpc83xx
9 - compatible : must include "fsl,elo-dma"
10 - reg : DMA General Status Register, i.e. DGSR which contains
11 status for all the 4 DMA channels
12 - ranges : describes the mapping between the address space of the
14 - cell-index : controller index. 0 for controller @ 0x8100
15 - interrupts : interrupt specifier for DMA IRQ
17 - DMA channel nodes:
18 - compatible : must include "fsl,elo-dma-channel"
20 - reg : DMA channel specific registers
[all …]
/freebsd/sys/contrib/device-tree/Bindings/iio/dac/
H A Dad5755.txt1 * Analog Devices AD5755 IIO Multi-Channel DAC Linux Driver
4 - compatible: Has to contain one of the following:
6 adi,ad5755-1
11 - reg: spi chip select number for the device
12 - spi-cpha or spi-cpol: is the only modes that is supported
15 - spi-max-frequency: Definition as per
16 Documentation/devicetree/bindings/spi/spi-bus.txt
19 See include/dt-bindings/iio/ad5755.h
20 - adi,ext-dc-dc-compenstation-resistor: boolean set if the hardware have an
23 - adi,dc-dc-phase:
[all …]
H A Dadi,ad5755.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Analog Devices AD5755 Multi-Channel DAC
10 - Sean Nyekjaer <sean.nyekjaer@prevas.dk>
15 - adi,ad5755
16 - adi,ad5755-1
17 - adi,ad5757
18 - adi,ad5735
19 - adi,ad5737
[all …]
H A Dadi,ad5770r.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
4 ---
6 $schema: http://devicetree.org/meta-schemas/core.yaml#
11 - Alexandru Tachici <alexandru.tachici@analog.com>
16 https://www.analog.com/media/en/technical-documentation/data-sheets/AD5770R.pdf
21 - adi,ad5770r
26 avdd-supply:
31 iovdd-supply:
35 vref-supply:
41 adi,external-resistor:
[all …]
/freebsd/sys/contrib/device-tree/Bindings/sound/
H A Dtlv320adcx140.yaml1 # SPDX-License-Identifier: (GPL-2.0+ OR BSD-2-Clause)
4 ---
6 $schema: http://devicetree.org/meta-schemas/core.yaml#
8 title: Texas Instruments TLV320ADCX140 Quad Channel Analo
[all...]
/freebsd/sys/contrib/openzfs/man/man5/
H A Dvdev_id.conf.534 .Bl -tag -width "-h"
41 A defined alias takes precedence over a topology-derived name, but the
49 .Pa /dev/disk/by-vdev .
56 .It Sy channel [ Ns Ar pci_slot ] Ar port Ar name
57 Maps a physical path to a channel name (typically representing a single
62 .Pa /dev/by-enclosure
74 .Pa /dev/by-enclosure/ Ns Ao Ar prefix Ac Ns - Ns Ao Ar channel Ac Ns Aq Ar num
79 .It Sy slot Ar prefix Ar new Op Ar channel
83 .Ar channel
85 then the mapping is only applied to slots in the named channel,
[all …]
/freebsd/sys/contrib/device-tree/Bindings/input/
H A Diqs626a.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Jeff LaBundy <jeff@labundy.com>
13 The Azoteq IQS626A is a 14-channel capacitive touch controller that features
14 additional Hall-effect and inductive sensing capabilities.
19 - $ref: touchscreen/touchscreen.yaml#
31 "#address-cells":
34 "#size-cells":
37 azoteq,suspend-mode:
[all …]
H A Diqs269a.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Jef
[all...]
H A Dazoteq,iqs7222.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schema
[all...]
/freebsd/sys/contrib/device-tree/Bindings/dma/
H A Dste-dma40.txt4 - compatible: "stericsson,dma40"
5 - reg: Address range of the DMAC registers
6 - reg-names: Names of the above areas to use during resource look-up
7 - interrupt: Should contain the DMAC interrupt number
8 - #dma-cells: must be <3>
9 - memcpy-channels: Channels to be used for memcpy
12 - dma-channels: Number of channels supported by hardware - if not present
14 - disabled-channels: Channels which can not be used
18 dma: dma-controller@801c0000 {
19 compatible = "stericsson,db8500-dma40", "stericsson,dma40";
[all …]
H A Dstericsson,dma40.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: ST-Ericsso
[all...]
/freebsd/sys/contrib/device-tree/Bindings/iio/adc/
H A Dqcom,spmi-vadc.yaml1 # SPDX-License-Identifier: GPL-2.0-only
3 ---
4 $id: http://devicetree.org/schemas/iio/adc/qcom,spmi-vadc.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - And
[all...]
H A Dti,ads131e08.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Texas Instruments ADS131E0x 4-, 6- and 8-Channel ADCs
10 - Jonathan Cameron <jic23@kernel.org>
14 24-bit, delta-sigma, analog-to-digital converters (ADCs) with a
15 built-in programmable gain amplifier (PGA), internal reference
24 - ti,ads131e04
25 - ti,ads131e06
26 - ti,ads131e08
[all …]
H A Dqcom,spmi-vadc.txt3 - SPMI PMIC voltage ADC (VADC) provides interface to clients to read
4 voltage. The VADC is a 15-bit sigma-delta ADC.
5 - SPMI PMIC5 voltage ADC (ADC) provides interface to clients to read
6 voltage. The VADC is a 16-bit sigma-delta ADC.
10 - compatible:
13 Definition: Should contain "qcom,spmi-vadc".
14 Should contain "qcom,spmi-adc5" for PMIC5 ADC driver.
15 Should contain "qcom,spmi-adc-rev2" for PMIC rev2 ADC driver.
16 Should contain "qcom,pms405-adc" for PMS405 PMIC
18 - reg:
[all …]
/freebsd/share/man/man4/
H A Dmpt.41 .\" $NetBSD: mpt.4,v 1.1 2003/04/16 22:32:15 thorpej Exp $
20 .\" 4. The name of Wasabi Systems, Inc. may not be used to endorse
41 .Nd LSI Fusion-MPT SCSI/Fibre Channel driver
46 .Bd -ragged -offset indent
54 .Bd -literal -offset indent
61 for the LSI Logic Fusion-MPT family of
63 .Tn Fibre Channel
72 .Bl -bullet -compact
75 LSI Logic LSI2x320-X
85 .Tn Fibre Channel )
[all …]
H A Dpcm.42 .\" Copyright (c) 2009-2011 Joel Dahl <joel@FreeBSD.org>
27 .Dt SOUND 4
39 .Bd -ragged -offset indent
60 driver are: multichannel audio, per-application
74 .Bl -bullet -compact
76 .Xr snd_ai2s 4 (enabled by default on powerpc)
78 .Xr snd_als4000 4
80 .Xr snd_atiixp 4
[all...]
/freebsd/sys/contrib/dev/mediatek/mt76/mt76x2/
H A Deeprom.c1 // SPDX-License-Identifier: ISC
17 void *src = dev->mt76.eeprom.data + MT_EE_MAC_ADDR; in mt76x2_eeprom_get_macaddr()
19 memcpy(dev->mphy.macaddr, src, ETH_ALEN); in mt76x2_eeprom_get_macaddr()
69 GROUP_5G(4), in mt76x2_apply_cal_free_data()
80 struct device_node *np = dev->mt76.dev->of_node; in mt76x2_apply_cal_free_data()
81 u8 *eeprom = dev->mt76.eeprom.data; in mt76x2_apply_cal_free_data()
82 u8 prev_grp0[4] = { in mt76x2_apply_cal_free_data()
91 if (!np || !of_property_read_bool(np, "mediatek,eeprom-merge-otp")) in mt76x2_apply_cal_free_data()
125 u16 val = get_unaligned_le16(dev->mt76.eeprom.data); in mt76x2_check_eeprom()
128 val = get_unaligned_le16(dev->mt76.eeprom.data + MT_EE_PCI_ID); in mt76x2_check_eeprom()
[all …]
H A Dmcu.c1 // SPDX-License-Identifier: ISC
15 int mt76x2_mcu_set_channel(struct mt76x02_dev *dev, u8 channel, u8 bw, in mt76x2_mcu_set_channel() argument
28 } __packed __aligned(4) msg = { in mt76x2_mcu_set_channel()
29 .idx = channel, in mt76x2_mcu_set_channel()
32 .chainmask = cpu_to_le16(dev->mphy.chainmask), in mt76x2_mcu_set_channel()
35 /* first set the channel without the extension channel info */ in mt76x2_mcu_set_channel()
36 mt76_mcu_send_msg(&dev->mt76, CMD_SWITCH_CHANNEL_OP, &msg, in mt76x2_mcu_set_channel()
42 return mt76_mcu_send_msg(&dev->mt76, CMD_SWITCH_CHANNEL_OP, &msg, in mt76x2_mcu_set_channel()
48 u8 channel) in mt76x2_mcu_load_cr() argument
57 } __packed __aligned(4) msg = { in mt76x2_mcu_load_cr()
[all …]
/freebsd/contrib/wpa/src/common/
H A Dhw_features_common.c3 * Copyright (c) 2002-2013, Jouni Malinen <j@w1.fi>
30 for (i = 0; i < mode->num_channels; i++) { in hw_get_channel_chan()
31 struct hostapd_channel_data *ch = &mode->channels[i]; in hw_get_channel_chan()
32 if (ch->chan == chan) { in hw_get_channel_chan()
34 *freq = ch->freq; in hw_get_channel_chan()
48 for (i = 0; i < mode->num_channels; i++) { in hw_mode_get_channel()
49 struct hostapd_channel_data *ch = &mode->channels[i]; in hw_mode_get_channel()
51 if (ch->freq == freq) { in hw_mode_get_channel()
53 *chan = ch->chan; in hw_mode_get_channel()
78 if (curr_mode->mode != mode) in hw_get_channel_freq()
[all …]
/freebsd/sys/contrib/dev/mediatek/mt76/mt7915/
H A Deeprom.h1 /* SPDX-License-Identifier: ISC */
52 #define MT_EE_WIFI_CONF3_TX_PATH_B1 GENMASK(5, 4)
55 #define MT_EE_WIFI_CONF7_TSSI1_5G BIT(4)
103 mt7915_get_channel_group_5g(int channel, bool is_7976) in mt7915_get_channel_group_5g() argument
106 if (channel <= 64) in mt7915_get_channel_group_5g()
108 if (channel <= 96) in mt7915_get_channel_group_5g()
110 if (channel <= 128) in mt7915_get_channel_group_5g()
112 if (channel <= 144) in mt7915_get_channel_group_5g()
114 return 4; in mt7915_get_channel_group_5g()
117 if (channel >= 184 && channel <= 196) in mt7915_get_channel_group_5g()
[all …]
/freebsd/sys/dev/ic/
H A Dcd1400.h1 /*-
2 * SPDX-License-Identifier: BSD-3-Clause
4 * cyclades cyclom-y serial driver
37 #define CD1400_NO_OF_CHANNELS 4 /* 4 serial channels per chip */
45 #define CD1400_CAR 0x68 /* channel access */
46 #define CD1400_CAR_CHAN (3<<0) /* channel select */
48 #define CD1400_GCR_PARALLEL (1<<7) /* channel 0 is parallel */
53 #define CD1400_RICR 0x44 /* receive interrupting channel */
54 #define CD1400_TICR 0x45 /* transmit interrupting channel */
55 #define CD1400_MICR 0x46 /* modem interrupting channel */
[all …]
/freebsd/sys/x86/isa/
H A Disa_dma.c1 /*-
2 * SPDX-License-Identifier: BSD-3-Clause
77 /* high byte of address is stored in this port for i-th dma channel */
81 * Setup a DMA channel's bounce buffer.
90 panic("isa_dma_init: channel out of range"); in isa_dma_init()
104 1ul, chan & 4 ? 0x20000ul : 0x10000ul); in isa_dma_init()
112 * If a DMA channel is shared, both drivers have to call isa_dma_init in isa_dma_init()
134 * Register a DMA channel's usage. Usually called from a device driver
142 panic("isa_dma_acquire: channel out of range"); in isa_dma_acquire()
147 printf("isa_dma_acquire: channel %d already in use\n", chan); in isa_dma_acquire()
[all …]
/freebsd/contrib/wpa/wpa_supplicant/
H A Dop_classes.c6 * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
27 for (i = 0; i < mode->num_channels; i++) { in allow_channel()
30 chan_is_6ghz = is_6ghz_freq(mode->channels[i].freq); in allow_channel()
31 if (is_6ghz == chan_is_6ghz && mode->channels[i].chan == chan) in allow_channel()
35 if (i == mode->num_channels || in allow_channel()
36 (mode->channels[i].flag & HOSTAPD_CHAN_DISABLED)) in allow_channel()
40 *flags = mode->channels[i].flag; in allow_channel()
42 if (mode->channels[i].flag & HOSTAPD_CHAN_NO_IR) in allow_channel()
49 static int get_center_80mhz(struct hostapd_hw_modes *mode, u8 channel, in get_center_80mhz() argument
54 if (mode->mode != HOSTAPD_MODE_IEEE80211A) in get_center_80mhz()
[all …]
/freebsd/usr.sbin/pwm/
H A Dpwm.845 .Xr pwmc 4
49 .Xr pwmc 4
50 instance controls a single PWM channel.
52 .Xr pwmc 4
59 is the channel number within that unit.
62 .Bl -tag -width "-f device"
72 Show the configuration of the PWM channel.
74 Disable the PWM channel.
76 Configure the duty cycle (in nanoseconds or percentage) of the PWM channel.
81 Enable the PWM channel.
[all …]
/freebsd/sys/contrib/openzfs/etc/zfs/
H A Dvdev_id.conf.sas_direct.example3 phys_per_port 4
5 # Additionally create /dev/by-enclosure/ symlinks for enclosure devices
8 # PCI_ID HBA PORT CHANNEL NAME
9 channel 85:00.0 1 A
10 channel 85:00.0 0 B
11 channel 86:00.0 1 C
12 channel 86:00.0 0 D
15 # Custom mapping for Channel A
18 # Slot Slot Channel
22 slot 4 6 A
[all …]

12345678910>>...46