Home
last modified time | relevance | path

Searched full:andestech (Results 1 – 15 of 15) sorted by relevance

/linux/arch/riscv/boot/dts/andes/
H A Dqilai.dtsi20 compatible = "andestech,ax45mp", "riscv";
38 compatible = "andestech,cpu-intc", "riscv,cpu-intc";
45 compatible = "andestech,ax45mp", "riscv";
63 compatible = "andestech,cpu-intc",
71 compatible = "andestech,ax45mp", "riscv";
89 compatible = "andestech,cpu-intc",
97 compatible = "andestech,ax45mp", "riscv";
115 compatible = "andestech,cpu-intc",
131 compatible = "andestech,qilai-plmt", "andestech,plmt0";
140 compatible = "andestech,qilai-ax45mp-cache",
[all …]
H A Dqilai-voyager.dts10 compatible = "andestech,voyager", "andestech,qilai";
/linux/Documentation/devicetree/bindings/interrupt-controller/
H A Dandestech,plicsw.yaml4 $id: http://devicetree.org/schemas/interrupt-controller/andestech,plicsw.yaml#
19 - Ben Zong-You Xie <ben717@andestech.com>
25 - andestech,qilai-plicsw
26 - const: andestech,plicsw
48 compatible = "andestech,qilai-plicsw", "andestech,plicsw";
H A Driscv,cpu-intc.yaml41 - const: andestech,cpu-intc
/linux/Documentation/devicetree/bindings/timer/
H A Dandestech,plmt0.yaml4 $id: http://devicetree.org/schemas/timer/andestech,plmt0.yaml#
17 - Ben Zong-You Xie <ben717@andestech.com>
23 - andestech,qilai-plmt
24 - const: andestech,plmt0
47 compatible = "andestech,qilai-plmt", "andestech,plmt0";
/linux/Documentation/devicetree/bindings/rtc/
H A Dandestech,atcrtc100.yaml4 $id: http://devicetree.org/schemas/rtc/andestech,atcrtc100.yaml#
10 - CL Wang <cl634@andestech.com>
18 - andestech,atcrtc100
40 compatible = "andestech,atcrtc100";
/linux/Documentation/devicetree/bindings/riscv/
H A Dandes.yaml10 - Ben Zong-You Xie <ben717@andestech.com>
22 - andestech,voyager
23 - const: andestech,qilai
/linux/Documentation/devicetree/bindings/net/
H A Dfaraday,ftmac.txt7 "andestech,atmac100"
/linux/drivers/irqchip/
H A Dirq-riscv-intc.c240 if (of_device_is_compatible(node, "andestech,cpu-intc")) { in riscv_intc_init()
250 IRQCHIP_DECLARE(andes, "andestech,cpu-intc", riscv_intc_init);
H A Dirq-sifive-plic.c529 { .compatible = "andestech,nceplic100",
/linux/drivers/spi/
H A Dspi-atcspi200.c643 { .compatible = "andestech,qilai-spi", },
644 { .compatible = "andestech,ae350-spi", },
660 MODULE_AUTHOR("CL Wang <cl634@andestech.com>");
/linux/drivers/rtc/
H A Drtc-atcrtc100.c363 { .compatible = "andestech,atcrtc100" },
379 MODULE_AUTHOR("CL Wang <cl634@andestech.com>");
/linux/drivers/cache/
H A Dax45mp_cache.c175 { .compatible = "andestech,ax45mp-cache" },
/linux/arch/riscv/kernel/
H A Dmodule-sections.c5 * Copyright (C) 2018 Andes Technology Corporation <zong@andestech.com>
/linux/
H A DMAINTAINERS1872 M: CL Wang <cl634@andestech.com>
1874 F: Documentation/devicetree/bindings/spi/andestech,ae350-spi.yaml
4108 M: CL Wang <cl634@andestech.com>
4110 F: Documentation/devicetree/bindings/rtc/andestech,atcrtc100.yaml
20324 M: Randolph Lin <randolph@andestech.com>
20327 F: Documentation/devicetree/bindings/pci/andestech,qilai-pcie.yaml
22916 M: Ben Zong-You Xie <ben717@andestech.com>
22919 F: Documentation/devicetree/bindings/interrupt-controller/andestech,plicsw.yaml
22921 F: Documentation/devicetree/bindings/timer/andestech,plmt0.yaml