Home
last modified time | relevance | path

Searched full:txfifo (Results 1 – 25 of 39) sorted by relevance

12

/linux/drivers/usb/host/
H A Docteon-hcd.h117 * @ptxfemplvl: Periodic TxFIFO Empty Level (PTxFEmpLvl)
119 * Indicates when the Periodic TxFIFO Empty Interrupt bit in the
123 * TxFIFO is half empty
125 * TxFIFO is completely empty
126 * @nptxfemplvl: Non-Periodic TxFIFO Empty Level (NPTxFEmpLvl)
128 * Indicates when the Non-Periodic TxFIFO Empty Interrupt bit in
132 * Periodic TxFIFO is half empty
134 * Periodic TxFIFO is completely empty
251 * @ptxfempmsk: Periodic TxFIFO Empty Mask (PTxFEmpMsk)
276 * @nptxfempmsk: Non-Periodic TxFIFO Empty Mask (NPTxFEmpMsk)
[all …]
/linux/drivers/spi/
H A Dspi-imx.c130 unsigned int txfifo; /* number of words pushed in tx FIFO */ member
936 * when TXFIFO is half empty in mx31_prepare_transfer()
1272 while (spi_imx->txfifo < spi_imx->devtype_data->fifo_size) { in spi_imx_push()
1276 spi_imx->txfifo >= DIV_ROUND_UP(spi_imx->remainder, 4)) in spi_imx_push()
1279 spi_imx->txfifo++; in spi_imx_push()
1290 while (spi_imx->txfifo && in spi_imx_isr()
1293 spi_imx->txfifo--; in spi_imx_isr()
1301 if (spi_imx->txfifo) { in spi_imx_isr()
1574 * to ensure alignment. For TX, DMA pushes 4-byte aligned words to TXFIFO, in spi_imx_dma_tx_data_handle()
1811 * writtern to TXFIFO, even TXFIFO becomes empty, ECSPI_TXDATA keeps in spi_imx_dma_submit()
[all …]
/linux/drivers/usb/serial/
H A Dio_edgeport.c152 struct TxFifo { struct
165 struct TxFifo txfifo; /* transmit fifo -- size will be maxTxCredits */ argument
909 /* create the txfifo */ in edge_open()
910 edge_port->txfifo.head = 0; in edge_open()
911 edge_port->txfifo.tail = 0; in edge_open()
912 edge_port->txfifo.count = 0; in edge_open()
913 edge_port->txfifo.size = edge_port->maxTxCredits; in edge_open()
914 edge_port->txfifo.fifo = kmalloc(edge_port->maxTxCredits, GFP_KERNEL); in edge_open()
916 if (!edge_port->txfifo.fifo) { in edge_open()
1008 struct TxFifo *fifo = &edge_port->txfifo; in block_until_tx_empty()
[all …]
/linux/Documentation/devicetree/bindings/usb/
H A Dsnps,dwc3-common.yaml300 packets that must be in the TXFIFO before the core can start
368 description: Specifies the max number of packets the txfifo resizing logic
370 higher the number, the more fifo space the txfifo resizing logic will
/linux/drivers/usb/gadget/udc/
H A Damd5536udc.h256 /* EP0in txfifo = 128 bytes*/
258 /* EP0in fullspeed txfifo = 128 bytes*/
500 u32 __iomem *txfifo; member
552 u32 __iomem *txfifo; member
H A Damd5536udc_pci.c140 dev->txfifo = (u32 __iomem *)(dev->virt_addr + UDC_TXFIFO_ADDR); in udc_pci_probe()
H A Dsnps_udc_core.c289 ep->txfifo = dev->txfifo; in udc_set_txfifo_addr()
297 ep->txfifo += tmp; in udc_set_txfifo_addr()
667 writel(*(buf + i), ep->txfifo); in udc_txfifo_write()
672 ep->txfifo); in udc_txfifo_write()
1544 /* txfifo size is calculated at enable time */ in udc_setup_endpoints()
1545 ep->txfifo = dev->txfifo; in udc_setup_endpoints()
/linux/drivers/tty/serial/
H A Dimx_earlycon.c16 #define UTS_TXFULL (1<<4) /* TxFIFO full */
H A Dsifive.c250 * sifive_serial_is_txfifo_full() - is the TXFIFO full?
273 * ensure that the TXFIFO has space; see sifive_serial_is_txfifo_full().
/linux/arch/mips/include/asm/octeon/
H A Dcvmx-pcsx-defs.h516 uint64_t txfifo:1; member
526 uint64_t txfifo:1;
548 uint64_t txfifo:1; member
558 uint64_t txfifo:1;
/linux/Documentation/devicetree/bindings/gpio/
H A Dst,spear-spics-gpio.yaml16 be released as soon as transfer is over and TxFIFO becomes empty. This is not
/linux/drivers/platform/olpc/
H A Dolpc-xo175-ec.c362 /* Throw command into TxFIFO */ in olpc_xo175_ec_complete()
461 /* Most non-command packets get the TxFIFO refilled and an ACK. */ in olpc_xo175_ec_complete()
/linux/drivers/usb/dwc3/
H A Dgadget.c667 * dwc3_gadget_calc_tx_fifo_size - calculates the txfifo size value
679 * The max packet size is set to 1024, as the txfifo requirements mainly apply
702 * dwc3_gadget_calc_ram_depth - calculates the ram depth for txfifo
723 * between the RX and TX FIFOs. This means that the txfifo can begin in dwc3_gadget_calc_ram_depth()
740 * dwc3_gadget_clear_tx_fifos - Clears txfifo allocation
743 * Iterates through all the endpoint registers and clears the previous txfifo
756 /* Read ep0IN related TXFIFO size */ in dwc3_gadget_clear_tx_fifos()
765 /* Clear existing TXFIFO for all IN eps except ep0 */ in dwc3_gadget_clear_tx_fifos()
791 * on the configured size for RAM1 - which contains TxFifo -,
3146 * of the TXFIFO sizes when resizing internal memory for individual endpoints.
H A Dcore.h1096 * @tx_fifo_resize_max_num: max number of fifos allocated during txfifo resize
1113 * @do_fifo_resize: true when txfifo resizing is enabled for dwc3 endpoints
/linux/drivers/i2c/busses/
H A Di2c-imx-lpi2c.c430 dev_dbg(&lpi2c_imx->adapter.dev, "txfifo empty timeout\n"); in lpi2c_imx_txfifo_empty()
1017 * data word into TXFIFO, but in RX DMA mode it is different.
1027 * needs to be written to TXFIFO multiple times.
/linux/drivers/net/can/rockchip/
H A Drockchip_canfd.h317 /* Erratum 5: Counters related to the TXFIFO and RXFIFO exhibit
/linux/drivers/usb/dwc2/
H A Dgadget.c488 * dwc2_hsotg_write_fifo - write packet Data to the TxFIFO
493 * This is called when the TxFIFO has some space in it to hold a new
1235 * on the S3C6400 ending up with the TXFIFO becoming full. in dwc2_hsotg_start_req()
2323 * Note, since we don't write any data to the TxFIFO, then it is
2325 * the TxFIFO.
2818 * For IN endpoints flushes txfifo, in case of BULK clears DCTL_CGNPINNAK,
4201 * on TxFIFO status only in dwc2_hsotg_ep_enable()
4992 dev_dbg(dev, "NonPeriodic TXFIFO size: %d\n", in dwc2_gadget_init()
H A Dhcd_intr.c216 dev_vdbg(hsotg->dev, "--Non-Periodic TxFIFO Empty Interrupt--\n"); in dwc2_np_tx_fifo_empty_intr()
229 dev_vdbg(hsotg->dev, "--Periodic TxFIFO Empty Interrupt--\n"); in dwc2_perio_tx_fifo_empty_intr()
/linux/drivers/net/wireless/ralink/rt2x00/
H A Drt61pci.h1349 * FRAME_OFFSET: Frame start offset inside ASIC TXFIFO (after TXINFO field).
1363 * through TXFIFO. MAC block use this TXINFO to control the transmission
H A Drt73usb.h981 * FRAME_OFFSET: Frame start offset inside ASIC TXFIFO (after TXINFO field).
/linux/arch/microblaze/boot/dts/
H A Dsystem.dts222 xlnx,txfifo = <0x1000>;
/linux/drivers/net/wireless/intel/iwlegacy/
H A D4965.h1240 * from the RTC TxFIFO and the current value of the TxCredit counter was
1242 * synchronized to the TxFIFO status
/linux/sound/soc/sunxi/
H A Dsun4i-spdif.c208 /* Valid data at the MSB of TXFIFO Register */ in sun4i_spdif_configure()
/linux/drivers/usb/musb/
H A Dmusb_cppi41.c284 * too early that means the TXFIFO is not yet empty but the DMA in cppi41_dma_callback()
/linux/sound/soc/fsl/
H A Dfsl_xcvr.c1642 tx_res = platform_get_resource_byname(pdev, IORESOURCE_MEM, "txfifo"); in fsl_xcvr_probe()
1644 return dev_err_probe(dev, -EINVAL, "could not find rxfifo or txfifo resource\n"); in fsl_xcvr_probe()

12