Home
last modified time | relevance | path

Searched full:dpaux (Results 1 – 24 of 24) sorted by relevance

/freebsd/sys/contrib/device-tree/Bindings/display/tegra/
H A Dnvidia,tegra124-dpaux.yaml4 $id: http://devicetree.org/schemas/display/tegra/nvidia,tegra124-dpaux.yaml#
14 The Tegra Display Port Auxiliary (DPAUX) pad controller manages two
15 pins which can be assigned to either the DPAUX channel or to an I2C
18 When configured for DisplayPort AUX operation, the DPAUX controller
24 pattern: "^dpaux@[0-9a-f]+$"
29 - nvidia,tegra124-dpaux
30 - nvidia,tegra210-dpaux
31 - nvidia,tegra186-dpaux
32 - nvidia,tegra194-dpaux
35 - const: nvidia,tegra132-dpaux
[all …]
H A Dnvidia,tegra20-host1x.txt389 - nvidia,dpaux: phandle to a DispayPort AUX interface
391 - dpaux: DisplayPort AUX interface
393 - "nvidia,tegra124-dpaux": for Tegra124 and Tegra132
394 - "nvidia,tegra210-dpaux": for Tegra210
400 - dpaux: clock input for the DPAUX hardware
405 - dpaux
411 See ../pinctrl/nvidia,tegra124-dpaux-padctl.txt for information
412 regarding the DPAUX pad controller bindings.
H A Dnvidia,tegra124-sor.yaml99 nvidia,dpaux:
/freebsd/sys/contrib/device-tree/Bindings/pinctrl/
H A Dnvidia,tegra124-dpaux-padctl.txt1 Device tree binding for NVIDIA Tegra DPAUX pad controller
4 The Tegra Display Port Auxiliary (DPAUX) pad controller manages two pins
5 which can be assigned to either the DPAUX channel or to an I2C
8 This document defines the device-specific binding for the DPAUX pad
12 details on the DPAUX binding.
21 needed to describe the pin mux'ing options for the DPAUX pads.
27 - groups: Must be "dpaux-io"
33 dpaux@545c0000 {
37 groups = "dpaux-io";
42 groups = "dpaux-io";
[all …]
/freebsd/sys/contrib/device-tree/src/arm64/nvidia/
H A Dtegra194.dtsi2105 dpaux0: dpaux@155c0000 {
2106 compatible = "nvidia,tegra194-dpaux";
2111 clock-names = "dpaux", "parent";
2113 reset-names = "dpaux";
2119 groups = "dpaux-io";
2124 groups = "dpaux-io";
2129 groups = "dpaux-io";
2139 dpaux1: dpaux@155d0000 {
2140 compatible = "nvidia,tegra194-dpaux";
2145 clock-names = "dpaux", "paren
[all...]
H A Dtegra210.dtsi106 dpaux1: dpaux@54040000 {
107 compatible = "nvidia,tegra210-dpaux";
112 clock-names = "dpaux", "parent";
114 reset-names = "dpaux";
119 groups = "dpaux-io";
124 groups = "dpaux-io";
129 groups = "dpaux-io";
340 dpaux: dpaux@545c0000 { label
341 compatible = "nvidia,tegra210-dpaux";
[all...]
H A Dtegra186.dtsi1534 dpaux1: dpaux@15040000 {
1535 compatible = "nvidia,tegra186-dpaux";
1540 clock-names = "dpaux", "parent";
1542 reset-names = "dpaux";
1548 groups = "dpaux-io";
1553 groups = "dpaux-io";
1558 groups = "dpaux-io";
1791 dpaux: dpaux@155c0000 {
1792 compatible = "nvidia,tegra186-dpaux";
1790 dpaux: dpaux@155c0000 { global() label
[all...]
H A Dtegra186-p3509-0000+p3636-0001.dts792 dpaux@15040000 {
811 nvidia,dpaux = <&dpaux>;
827 dpaux@155c0000 {
H A Dtegra132-norrin.dts45 nvidia,dpaux = <&dpaux>;
49 dpaux: dpaux@545c0000 { label
1057 ddc-i2c-bus = <&dpaux>;
H A Dtegra132.dtsi158 dpaux: dpaux@545c0000 {
159 compatible = "nvidia,tegra124-dpaux";
164 clock-names = "dpaux", "parent";
166 reset-names = "dpaux";
156 dpaux: dpaux@545c0000 { global() label
H A Dtegra194-p2972-0000.dts2142 dpaux@155c0000 {
2146 dpaux@155d0000 {
2150 dpaux@155e0000 {
2161 nvidia,dpaux = <&dpaux0>;
2171 nvidia,dpaux = <&dpaux1>;
H A Dtegra210-p3450-0000.dts60 dpaux@54040000 {
81 nvidia,dpaux = <&dpaux>;
97 dpaux@545c0000 {
H A Dtegra186-p2771-0000.dts2439 dpaux@15040000 {
2458 nvidia,dpaux = <&dpaux>;
2473 dpaux@155c0000 {
H A Dtegra194-p3509-0000.dtsi2182 dpaux@155c0000 {
2186 dpaux@155d0000 {
2197 nvidia,dpaux = <&dpaux0>;
H A Dtegra210-smaug.dts61 dpaux: dpaux@545c0000 {
34 dpaux: dpaux@545c0000 { global() label
H A Dtegra210-p2597.dtsi16 dpaux@54040000 {
/freebsd/sys/contrib/device-tree/src/arm/nvidia/
H A Dtegra124-nyan-big-fhd.dts9 dpaux@545c0000 {
H A Dtegra124.dtsi195 dpaux: dpaux@545c0000 { label
196 compatible = "nvidia,tegra124-dpaux";
201 clock-names = "dpaux", "parent";
203 reset-names = "dpaux";
H A Dtegra124-nyan.dtsi55 nvidia,dpaux = <&dpaux>;
59 dpaux@545c0000 {
H A Dtegra124-venice2.dts44 nvidia,dpaux = <&dpaux>;
48 dpaux@545c0000 {
H A Dtegra124-nyan-blaze.dts19 dpaux@545c0000 {
H A Dtegra124-nyan-big.dts17 dpaux@545c0000 {
/freebsd/sys/arm/nvidia/tegra124/
H A Dtegra124_clk_per.c365 GATE(DPAUX, "dpaux", "clk_m", X(21)),
/freebsd/sys/arm64/nvidia/tegra210/
H A Dtegra210_clk_per.c442 GATE(DPAUX, "dpaux", "dpaux_div", X(21)),