| /linux/arch/arm/crypto/ |
| H A D | Kconfig | 6 tristate "Hash functions: GHASH (PMULL/NEON/ARMv8 Crypto Extensions)"
19 - ARMv8 Crypto Extensions
23 that is part of the ARMv8 Crypto Extensions, or a slower variant that
47 On ARM processors that have NEON support but not the ARMv8
99 tristate "Ciphers: AES, modes: ECB/CBC/CTS/CTR/XTS (ARMv8 Crypto Extensions)"
114 - ARMv8 Crypto Extensions
|
| /linux/arch/arm64/boot/dts/arm/ |
| H A D | rtsm_ve-aemv8a.dts | 5 * Architecture Envelope Model (AEM) ARMv8-A
43 compatible = "arm,armv8";
51 compatible = "arm,armv8";
59 compatible = "arm,armv8";
67 compatible = "arm,armv8";
114 compatible = "arm,armv8-timer";
122 compatible = "arm,armv8-pmuv3";
|
| H A D | foundation-v8.dtsi | 5 * ARMv8 Foundation model DTS
38 compatible = "arm,armv8";
44 compatible = "arm,armv8";
50 compatible = "arm,armv8";
56 compatible = "arm,armv8";
75 compatible = "arm,armv8-timer";
83 compatible = "arm,armv8-pmuv3";
|
| H A D | fvp-base-revc.dts | 5 * Architecture Envelope Model (AEM) ARMv8-A
73 compatible = "arm,armv8";
87 compatible = "arm,armv8";
101 compatible = "arm,armv8";
115 compatible = "arm,armv8";
129 compatible = "arm,armv8";
143 compatible = "arm,armv8";
157 compatible = "arm,armv8";
171 compatible = "arm,armv8";
245 compatible = "arm,armv8-timer";
[all …]
|
| H A D | foundation-v8-psci.dts | 4 * ARMv8 Foundation model DTS (GICv2+PSCI configuration)
|
| H A D | foundation-v8-gicv3-psci.dts | 4 * ARMv8 Foundation model DTS (GICv3+PSCI configuration)
|
| H A D | foundation-v8.dts | 5 * ARMv8 Foundation model DTS (GICv2 configuration)
|
| H A D | foundation-v8-gicv3.dts | 5 * ARMv8 Foundation model DTS (GICv3 configuration)
|
| H A D | foundation-v8-psci.dtsi | 4 * ARMv8 Foundation model DTS (PSCI configuration)
|
| /linux/arch/arm64/ |
| H A D | Kconfig | 1425 ARMv8.3 Pointer Authentication will result in the PAC being
1471 part of the ARMv8.2-LPA extension.
1474 do not support ARMv8.2-LPA, but with some added memory overhead (and
1728 to ARMv8 without modification.
1770 bool "Emulate deprecated/obsolete ARMv8 instructions"
1786 ARMv8 obsoletes the use of A32 SWP/SWPB instructions such that
1810 CP15DMB - are deprecated in ARMv8 (and ARMv7). It is
1826 AArch32 EL0, and is deprecated in ARMv8.
1842 menu "ARMv8.1 architectural features"
1848 The ARMv8.1 architecture extensions introduce support for
[all …]
|
| /linux/arch/arm64/configs/ |
| H A D | hardening.config | 10 # Pointer authentication (ARMv8.3 and later). If hardware actually supports
15 # Available in ARMv8.5 and later.
22 # Available in ARMv8.7 and later.
|
| /linux/tools/perf/arch/arm64/util/ |
| H A D | tsc.c | 12 * According to ARM DDI 0487F.c, from Armv8.0 to Armv8.5 inclusive, the in rdtsc()
13 * system counter is at least 56 bits wide; from Armv8.6, the counter in rdtsc()
|
| /linux/Documentation/trace/coresight/ |
| H A D | coresight-cpu-debug.rst | 11 Coresight CPU debug module is defined in ARMv8-a architecture reference manual
49 - ARMv8-a (ARM DDI 0487A.k) and ARMv7-a (ARM DDI 0406C.b) have different
52 If PCSROffset=0b0000, on ARMv8-a the feature of EDPCSR is not implemented;
59 If PCSROffset=0b0010, ARMv8-a defines "EDPCSR implemented, and samples have
61 state". So on ARMv8 if EDDEVID1.PCSROffset is 0b0010 and the CPU operates
70 have been enabled properly. In ARMv8-a ARM (ARM DDI 0487A.k) chapter 'H9.1
|
| /linux/tools/memory-model/Documentation/ |
| H A D | references.txt | 44 o ARM Ltd. (Ed.). 2014. "ARM Architecture Reference Manual (ARMv8,
45 for ARMv8-A architecture profile)". ARM Ltd.
53 Sewell. 2016. "Modelling the ARMv8 Architecture, Operationally:
67 multicopy-atomic axiomatic and operational models for ARMv8". In
|
| /linux/lib/crypto/arm/ |
| H A D | sha256-ce.S | 3 * sha256-ce.S - SHA-224/256 secure hash using ARMv8 Crypto Extensions
13 .arch armv8-a
14 .fpu crypto-neon-fp-armv8
|
| H A D | sha1-ce-core.S | 3 * sha1-ce-core.S - SHA-1 secure hash using ARMv8 Crypto Extensions
13 .arch armv8-a
14 .fpu crypto-neon-fp-armv8
|
| /linux/Documentation/devicetree/bindings/perf/ |
| H A D | spe-pmu.yaml | 7 title: ARMv8.2 Statistical Profiling Extension (SPE) Performance Monitor Units (PMU)
13 ARMv8.2 introduces the optional Statistical Profiling Extension for collecting
|
| /linux/tools/testing/selftests/arm64/mte/ |
| H A D | Makefile | 18 mte_cc_support := $(shell if ($(CC) $(CFLAGS) -march=armv8.5-a+memtag -E -x c /dev/null -o /dev/nul…
32 $(warning compiler "$(CC)" does not support the ARMv8.5 MTE extension.)
|
| /linux/drivers/soc/samsung/ |
| H A D | Kconfig | 10 # There is no need to enable these drivers for ARMv8
47 # There is no need to enable these drivers for ARMv8
|
| /linux/include/linux/perf/ |
| H A D | arm_pmu.h | 20 * The Armv7 and Armv8.8 or less CPU PMU supports up to 32 event counters.
21 * The Armv8.9/9.4 CPU PMU supports up to 33 event counters.
196 #define ARMV8_PMU_PDEV_NAME "armv8-pmu"
|
| /linux/drivers/perf/ |
| H A D | Kconfig | 152 version 3. The PMUv3 is the CPU performance monitors on ARMv8
228 tristate "Enable support for the ARMv8.2 Statistical Profiling Extension"
231 Enable perf support for the ARMv8.2 Statistical Profiling
|
| /linux/Documentation/devicetree/bindings/timer/ |
| H A D | arm,arch_timer.yaml | 30 - arm,armv8-timer
32 - const: arm,armv8-timer
|
| /linux/lib/crypto/arm64/ |
| H A D | sha1-ce-core.S | 3 * sha1-ce-core.S - SHA-1 secure hash using ARMv8 Crypto Extensions
12 .arch armv8-a+crypto
|
| /linux/arch/arm64/crypto/ |
| H A D | aes-ce.S | 3 * linux/arch/arm64/crypto/aes-ce.S - AES cipher for ARMv8 with
15 .arch armv8-a+crypto
|
| H A D | aes-ce-glue.c | 3 * aes-ce-cipher.c - core AES cipher using ARMv8 Crypto Extensions
19 MODULE_DESCRIPTION("Synchronous AES cipher using ARMv8 Crypto Extensions");
|