Searched +full:0 +full:x31000000 (Results 1 – 10 of 10) sorted by relevance
| /linux/arch/arm64/boot/dts/ti/ |
| H A D | k3-am62.dtsi | 77 ranges = <0x00 0x000f0000 0x00 0x000f0000 0x00 0x00030000>, /* Main MMRs */ 78 <0x00 0x00420000 0x00 0x00420000 0x00 0x00001000>, /* ESM0 */ 79 <0x00 0x00600000 0x00 0x00600000 0x00 0x00001100>, /* GPIO */ 80 <0x00 0x00703000 0x00 0x00703000 0x00 0x00000200>, /* USB0 debug trace */ 81 <0x00 0x0070c000 0x00 0x0070c000 0x00 0x00000200>, /* USB1 debug trace */ 82 <0x00 0x00a40000 0x00 0x00a40000 0x00 0x00000800>, /* Timesync router */ 83 <0x00 0x01000000 0x00 0x01000000 0x00 0x01b28400>, /* First peripheral window */ 84 <0x00 0x08000000 0x00 0x08000000 0x00 0x00200000>, /* Main CPSW */ 85 <0x00 0x0e000000 0x00 0x0e000000 0x00 0x01d20000>, /* Second peripheral window */ 86 <0x00 0x0fd00000 0x00 0x0fd00000 0x00 0x00020000>, /* GPU */ [all …]
|
| H A D | k3-am62a.dtsi | 81 ranges = <0x00 0x000f0000 0x00 0x000f0000 0x00 0x00030000>, /* Main MMRs */ 82 <0x00 0x00420000 0x00 0x00420000 0x00 0x00001000>, /* ESM0 */ 83 <0x00 0x00600000 0x00 0x00600000 0x00 0x00001100>, /* GPIO */ 84 <0x00 0x00703000 0x00 0x00703000 0x00 0x00000200>, /* USB0 debug trace */ 85 <0x00 0x0070c000 0x00 0x0070c000 0x00 0x00000200>, /* USB1 debug trace */ 86 <0x00 0x00a40000 0x00 0x00a40000 0x00 0x00000800>, /* Timesync router */ 87 <0x00 0x01000000 0x00 0x01000000 0x00 0x01b28400>, /* First peripheral window */ 88 <0x00 0x08000000 0x00 0x08000000 0x00 0x00200000>, /* Main CPSW */ 89 <0x00 0x0e000000 0x00 0x0e000000 0x00 0x01d20000>, /* Second peripheral window */ 90 <0x00 0x0fd00000 0x00 0x0fd00000 0x00 0x00020000>, /* GPU */ [all …]
|
| H A D | k3-am62-main.dtsi | 11 reg = <0x00 0x70000000 0x00 0x10000>; 14 ranges = <0x0 0x00 0x70000000 0x10000>; 24 reg = <0x00 0x01800000 0x00 0x10000>, /* GICD */ 25 <0x00 0x01880000 0x00 0xc0000>, /* GICR */ 26 <0x01 0x00000000 0x00 0x2000>, /* GICC */ 27 <0x01 0x00010000 0x00 0x1000>, /* GICH */ 28 <0x01 0x00020000 0x00 0x2000>; /* GICV */ 37 reg = <0x00 0x01820000 0x00 0x10000>; 38 socionext,synquacer-pre-its = <0x1000000 0x400000>; 48 ranges = <0x0 0x00 0x00100000 0x20000>; [all …]
|
| H A D | k3-am62a-main.dtsi | 11 reg = <0x00 0x70000000 0x00 0x10000>; 14 ranges = <0x0 0x00 0x70000000 0x10000>; 19 reg = <0x00 0x01800000 0x00 0x10000>, /* GICD */ 20 <0x00 0x01880000 0x00 0xc0000>, /* GICR */ 21 <0x01 0x00000000 0x00 0x2000>, /* GICC */ 22 <0x01 0x00010000 0x00 0x1000>, /* GICH */ 23 <0x01 0x00020000 0x00 0x2000>; /* GICV */ 37 reg = <0x00 0x01820000 0x00 0x10000>; 38 socionext,synquacer-pre-its = <0x1000000 0x400000>; 48 ranges = <0x00 0x00 0x00100000 0x20000>; [all …]
|
| /linux/Documentation/devicetree/bindings/gpio/ |
| H A D | fujitsu,mb86s70-gpio.yaml | 45 reg = <0x31000000 0x10000>; 48 clocks = <&clk 0 2 1>;
|
| /linux/arch/arm64/include/asm/ |
| H A D | insn.h | 18 AARCH64_INSN_HINT_NOP = 0x0 << 5, 19 AARCH64_INSN_HINT_YIELD = 0x1 << 5, 20 AARCH64_INSN_HINT_WFE = 0x2 << 5, 21 AARCH64_INSN_HINT_WFI = 0x3 << 5, 22 AARCH64_INSN_HINT_SEV = 0x4 << 5, 23 AARCH64_INSN_HINT_SEVL = 0x5 << 5, 25 AARCH64_INSN_HINT_XPACLRI = 0x07 << 5, 26 AARCH64_INSN_HINT_PACIA_1716 = 0x08 << 5, 27 AARCH64_INSN_HINT_PACIB_1716 = 0x0A << 5, 28 AARCH64_INSN_HINT_AUTIA_1716 = 0x0C << 5, [all …]
|
| /linux/arch/arm/mach-lpc32xx/ |
| H A D | lpc32xx.h | 17 * AHB 0 physical base addresses 19 #define LPC32XX_SLC_BASE 0x20020000 20 #define LPC32XX_SSP0_BASE 0x20084000 21 #define LPC32XX_SPI1_BASE 0x20088000 22 #define LPC32XX_SSP1_BASE 0x2008C000 23 #define LPC32XX_SPI2_BASE 0x20090000 24 #define LPC32XX_I2S0_BASE 0x20094000 25 #define LPC32XX_SD_BASE 0x20098000 26 #define LPC32XX_I2S1_BASE 0x2009C000 27 #define LPC32XX_MLC_BASE 0x200A8000 [all …]
|
| /linux/arch/hexagon/kernel/ |
| H A D | vm_init_segtable.S | 16 * Start with mapping PA=0 to both VA=0x0 and VA=0xc000000 as 16MB large pages. 46 /* VA 0x00000000 */ 59 /* VA 0x40000000 */ 68 /* VA 0x80000000 */ 74 /*0xa8*/.word X,X,X,X 77 /*0xa9*/.word BKPG_IO(0xa9000000),BKPG_IO(0xa9000000),BKPG_IO(0xa9000000),BKPG_IO(0xa9000000) 79 /*0xa9*/.word X,X,X,X 81 /*0xaa*/.word X,X,X,X 82 /*0xab*/.word X,X,X,X 83 /*0xac*/.word X,X,X,X [all …]
|
| /linux/drivers/soc/fsl/qe/ |
| H A D | qmc.c | 29 #define SCC_GSMRL 0x00 32 #define SCC_GSMRL_MODE_MASK GENMASK(3, 0) 33 #define SCC_CPM1_GSMRL_MODE_QMC FIELD_PREP_CONST(SCC_GSMRL_MODE_MASK, 0x0A) 34 #define SCC_QE_GSMRL_MODE_QMC FIELD_PREP_CONST(SCC_GSMRL_MODE_MASK, 0x02) 37 #define SCC_GSMRH 0x04 46 #define SCC_SCCE 0x10 50 #define SCC_SCCE_GOV BIT(0) 53 #define SCC_SCCM 0x14 56 #define SCC_QE_UCC_GUEMR 0x90 59 #define QMC_GBL_MCBASE 0x00 [all …]
|
| /linux/drivers/net/ethernet/broadcom/bnx2x/ |
| H A D | bnx2x_hsi.h | 17 #define FW_ENCODE_32BIT_PATTERN 0x1e1e1e1e 23 #define BNX2X_MAX_ISCSI_TRGT_CONN_MASK 0xFFFF 24 #define BNX2X_MAX_ISCSI_TRGT_CONN_SHIFT 0 25 #define BNX2X_MAX_ISCSI_INIT_CONN_MASK 0xFFFF0000 31 #define BNX2X_MAX_FCOE_TRGT_CONN_MASK 0xFFFF 32 #define BNX2X_MAX_FCOE_TRGT_CONN_SHIFT 0 33 #define BNX2X_MAX_FCOE_INIT_CONN_MASK 0xFFFF0000 42 #define PIN_CFG_NA 0x00000000 43 #define PIN_CFG_GPIO0_P0 0x00000001 44 #define PIN_CFG_GPIO1_P0 0x00000002 [all …]
|