Home
last modified time | relevance | path

Searched refs:workload_mask (Results 1 – 21 of 21) sorted by relevance

/linux/drivers/gpu/drm/amd/pm/swsmu/
H A Dsmu_cmn.h151 u32 workload_mask,
H A Damdgpu_smu.c2145 smu->workload_mask = 0; in smu_suspend()
2262 u32 workload_mask = 0; in smu_bump_power_profile_mode() local
2267 workload_mask |= 1 << i; in smu_bump_power_profile_mode()
2270 if (smu->workload_mask == workload_mask) in smu_bump_power_profile_mode()
2274 ret = smu->ppt_funcs->set_power_profile_mode(smu, workload_mask, in smu_bump_power_profile_mode()
2279 smu->workload_mask = workload_mask; in smu_bump_power_profile_mode()
3121 smu->workload_mask = 0; in smu_set_power_profile_mode()
H A Dsmu_cmn.c1226 u32 workload_mask, in smu_cmn_get_backend_workload_mask() argument
1235 if (!(workload_mask & (1 << profile_mode))) in smu_cmn_get_backend_workload_mask()
/linux/drivers/gpu/drm/amd/pm/powerplay/
H A Damd_powerplay.c930 hwmgr->workload_mask &= ~(1 << hwmgr->workload_prority[type]); in pp_dpm_switch_power_profile()
931 index = fls(hwmgr->workload_mask); in pp_dpm_switch_power_profile()
935 hwmgr->workload_mask |= (1 << hwmgr->workload_prority[type]); in pp_dpm_switch_power_profile()
936 index = fls(hwmgr->workload_mask); in pp_dpm_switch_power_profile()
/linux/drivers/gpu/drm/amd/pm/powerplay/hwmgr/
H A Dpp_psm.c298 index = fls(hwmgr->workload_mask); in psm_adjust_power_state_dynamic()
H A Dvega12_hwmgr.h387 uint32_t workload_mask; member
H A Dvega20_hwmgr.h515 uint32_t workload_mask; member
H A Dvega12_hwmgr.c407 data->workload_mask = 0xff; in vega12_hwmgr_backend_init()
H A Dvega20_hwmgr.c445 hwmgr->workload_mask = 1 << hwmgr->workload_prority[PP_SMC_POWER_PROFILE_BOOTUP_DEFAULT]; in vega20_hwmgr_backend_init()
H A Dsmu7_hwmgr.c1859 hwmgr->workload_mask = 1 << hwmgr->workload_prority[PP_SMC_POWER_PROFILE_FULLSCREEN3D]; in smu7_init_dpm_defaults()
H A Dvega10_hwmgr.c840 hwmgr->workload_mask = 1 << hwmgr->workload_prority[PP_SMC_POWER_PROFILE_BOOTUP_DEFAULT]; in vega10_hwmgr_backend_init()
/linux/drivers/gpu/drm/amd/pm/swsmu/smu11/
H A Darcturus_ppt.c1509 u32 workload_mask, in arcturus_set_power_profile_mode() argument
1516 smu_cmn_get_backend_workload_mask(smu, workload_mask, in arcturus_set_power_profile_mode()
1519 if (workload_mask & (1 << PP_SMC_POWER_PROFILE_CUSTOM)) { in arcturus_set_power_profile_mode()
1555 workload_mask); in arcturus_set_power_profile_mode()
H A Dvangogh_ppt.c1060 u32 workload_mask, in vangogh_set_power_profile_mode() argument
1067 smu_cmn_get_backend_workload_mask(smu, workload_mask, in vangogh_set_power_profile_mode()
1075 workload_mask); in vangogh_set_power_profile_mode()
H A Dsienna_cichlid_ppt.c1780 u32 workload_mask, in sienna_cichlid_set_power_profile_mode() argument
1787 smu_cmn_get_backend_workload_mask(smu, workload_mask, in sienna_cichlid_set_power_profile_mode()
1790 if (workload_mask & (1 << PP_SMC_POWER_PROFILE_CUSTOM)) { in sienna_cichlid_set_power_profile_mode()
1822 workload_mask); in sienna_cichlid_set_power_profile_mode()
H A Dnavi10_ppt.c2079 u32 workload_mask, in navi10_set_power_profile_mode() argument
2086 smu_cmn_get_backend_workload_mask(smu, workload_mask, in navi10_set_power_profile_mode()
2089 if (workload_mask & (1 << PP_SMC_POWER_PROFILE_CUSTOM)) { in navi10_set_power_profile_mode()
2120 workload_mask); in navi10_set_power_profile_mode()
/linux/drivers/gpu/drm/amd/pm/swsmu/smu12/
H A Drenoir_ppt.c868 u32 workload_mask, in renoir_set_power_profile_mode() argument
875 smu_cmn_get_backend_workload_mask(smu, workload_mask, in renoir_set_power_profile_mode()
883 workload_mask); in renoir_set_power_profile_mode()
/linux/drivers/gpu/drm/amd/pm/swsmu/inc/
H A Damdgpu_smu.h560 uint32_t workload_mask; member
740 int (*set_power_profile_mode)(struct smu_context *smu, u32 workload_mask,
/linux/drivers/gpu/drm/amd/pm/swsmu/smu14/
H A Dsmu_v14_0_2_ppt.c1803 u32 workload_mask, in smu_v14_0_2_set_power_profile_mode() argument
1810 smu_cmn_get_backend_workload_mask(smu, workload_mask, in smu_v14_0_2_set_power_profile_mode()
1814 if (workload_mask & (1 << PP_SMC_POWER_PROFILE_COMPUTE)) in smu_v14_0_2_set_power_profile_mode()
1819 if (workload_mask & (1 << PP_SMC_POWER_PROFILE_CUSTOM)) { in smu_v14_0_2_set_power_profile_mode()
1851 workload_mask); in smu_v14_0_2_set_power_profile_mode()
/linux/drivers/gpu/drm/amd/pm/swsmu/smu13/
H A Dsmu_v13_0_0_ppt.c2635 u32 workload_mask, in smu_v13_0_0_set_power_profile_mode() argument
2642 smu_cmn_get_backend_workload_mask(smu, workload_mask, in smu_v13_0_0_set_power_profile_mode()
2646 if ((workload_mask & (1 << PP_SMC_POWER_PROFILE_COMPUTE)) && in smu_v13_0_0_set_power_profile_mode()
2659 if (workload_mask & (1 << PP_SMC_POWER_PROFILE_CUSTOM)) { in smu_v13_0_0_set_power_profile_mode()
2693 workload_mask); in smu_v13_0_0_set_power_profile_mode()
H A Dsmu_v13_0_7_ppt.c2589 u32 workload_mask, in smu_v13_0_7_set_power_profile_mode() argument
2596 smu_cmn_get_backend_workload_mask(smu, workload_mask, in smu_v13_0_7_set_power_profile_mode()
2599 if (workload_mask & (1 << PP_SMC_POWER_PROFILE_CUSTOM)) { in smu_v13_0_7_set_power_profile_mode()
2632 workload_mask); in smu_v13_0_7_set_power_profile_mode()
/linux/drivers/gpu/drm/amd/pm/powerplay/inc/
H A Dhwmgr.h806 uint32_t workload_mask; member