Home
last modified time | relevance | path

Searched refs:wm_table (Results 1 – 7 of 7) sorted by relevance

/linux/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn21/
H A Drn_clk_mgr.h33 extern struct wm_table ddr4_wm_table_gs;
34 extern struct wm_table lpddr4_wm_table_gs;
35 extern struct wm_table lpddr4_wm_table_with_disabled_ppt;
36 extern struct wm_table ddr4_wm_table_rn;
37 extern struct wm_table ddr4_1R_wm_table_rn;
38 extern struct wm_table lpddr4_wm_table_rn;
/linux/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn301/
H A Dvg_clk_mgr.h32 extern struct wm_table ddr4_wm_table;
33 extern struct wm_table lpddr5_wm_table;
/linux/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn31/
H A Ddcn31_clk_mgr.c348 static struct wm_table ddr5_wm_table = {
385 static struct wm_table lpddr5_wm_table = {
434 if (!bw_params->wm_table.entries[i].valid) in dcn31_build_watermark_ranges()
438 (uint8_t)bw_params->wm_table.entries[i].wm_inst; in dcn31_build_watermark_ranges()
440 (uint8_t)bw_params->wm_table.entries[i].wm_type; in dcn31_build_watermark_ranges()
628 bw_params->wm_table.entries[entry_idx].wm_inst = entry_idx; in dcn31_clk_mgr_helper_populate_bw_params()
631 bw_params->wm_table.entries[entry_idx].valid = false; in dcn31_clk_mgr_helper_populate_bw_params()
635 bw_params->wm_table.entries[entry_idx].wm_type = WM_TYPE_PSTATE_CHG; in dcn31_clk_mgr_helper_populate_bw_params()
636 bw_params->wm_table.entries[entry_idx].valid = true; in dcn31_clk_mgr_helper_populate_bw_params()
737 dcn31_bw_params.wm_table = lpddr5_wm_table; in dcn31_clk_mgr_construct()
[all …]
/linux/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn314/
H A Ddcn314_clk_mgr.c414 static struct wm_table ddr5_wm_table = {
451 static struct wm_table lpddr5_wm_table = {
505 if (!bw_params->wm_table.entries[i].valid) in dcn314_build_watermark_ranges()
509 (uint8_t)bw_params->wm_table.entries[i].wm_inst; in dcn314_build_watermark_ranges()
511 (uint8_t)bw_params->wm_table.entries[i].wm_type; in dcn314_build_watermark_ranges()
756 bw_params->wm_table.entries[entry_idx].wm_inst = entry_idx; in dcn314_clk_mgr_helper_populate_bw_params()
759 bw_params->wm_table.entries[entry_idx].valid = false; in dcn314_clk_mgr_helper_populate_bw_params()
763 bw_params->wm_table.entries[entry_idx].wm_type = WM_TYPE_PSTATE_CHG; in dcn314_clk_mgr_helper_populate_bw_params()
764 bw_params->wm_table.entries[entry_idx].valid = true; in dcn314_clk_mgr_helper_populate_bw_params()
854 dcn314_bw_params.wm_table = lpddr5_wm_table; in dcn314_clk_mgr_construct()
[all …]
/linux/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn35/
H A Ddcn35_clk_mgr.c782 static struct wm_table ddr5_wm_table = {
819 static struct wm_table lpddr5_wm_table = {
891 if (!bw_params->wm_table.entries[i].valid) in dcn35_build_watermark_ranges()
895 (uint8_t)bw_params->wm_table.entries[i].wm_inst; in dcn35_build_watermark_ranges()
897 (uint8_t)bw_params->wm_table.entries[i].wm_type; in dcn35_build_watermark_ranges()
1201 bw_params->wm_table.entries[entry_idx].wm_inst = entry_idx; in dcn35_clk_mgr_helper_populate_bw_params()
1204 bw_params->wm_table.entries[entry_idx].valid = false; in dcn35_clk_mgr_helper_populate_bw_params()
1208 bw_params->wm_table.entries[entry_idx].wm_type = WM_TYPE_PSTATE_CHG; in dcn35_clk_mgr_helper_populate_bw_params()
1209 bw_params->wm_table.entries[entry_idx].valid = true; in dcn35_clk_mgr_helper_populate_bw_params()
1492 dcn35_bw_params.wm_table = lpddr5_wm_table; in dcn35_clk_mgr_construct()
[all …]
/linux/drivers/gpu/drm/amd/pm/powerplay/hwmgr/
H A Dvega12_hwmgr.c2566 Watermarks_t *wm_table = &(data->smc_state_table.water_marks_table); in vega12_display_configuration_changed_task() local
2571 (uint8_t *)wm_table, TABLE_WATERMARKS, false); in vega12_display_configuration_changed_task()
H A Dvega20_hwmgr.c3694 Watermarks_t *wm_table = &(data->smc_state_table.water_marks_table); in vega20_display_configuration_changed_task() local
3699 (uint8_t *)wm_table, TABLE_WATERMARKS, false); in vega20_display_configuration_changed_task()