| /linux/drivers/soc/qcom/ |
| H A D | qcom_gsbi.c | 114 struct regmap *tcsr; member 146 gsbi->tcsr = syscon_regmap_lookup_by_phandle(node, "syscon-tcsr"); in gsbi_probe() 148 if (!IS_ERR(gsbi->tcsr)) { in gsbi_probe() 198 regmap_update_bits(gsbi->tcsr, in gsbi_probe() 201 regmap_update_bits(gsbi->tcsr, in gsbi_probe()
|
| /linux/include/clocksource/ |
| H A D | timer-xilinx.h | 59 u32 xilinx_timer_tlr_cycles(struct xilinx_timer_priv *priv, u32 tcsr, 71 u32 tlr, u32 tcsr);
|
| /linux/drivers/pwm/ |
| H A D | pwm-xilinx.c | 34 u32 xilinx_timer_tlr_cycles(struct xilinx_timer_priv *priv, u32 tcsr, in xilinx_timer_tlr_cycles() argument 39 if (tcsr & TCSR_UDT) in xilinx_timer_tlr_cycles() 45 u32 tlr, u32 tcsr) in xilinx_timer_get_period() argument 49 if (tcsr & TCSR_UDT) in xilinx_timer_get_period()
|
| /linux/drivers/net/ethernet/marvell/mvpp2/ |
| H A D | mvpp2_tai.c | 242 u32 tcsr; in mvpp22_tai_gettimex64() local 260 tcsr = readl(base + MVPP22_TAI_TCSR); in mvpp22_tai_gettimex64() 261 if (tcsr & TCSR_CAPTURE_1_VALID) { in mvpp22_tai_gettimex64() 264 } else if (tcsr & TCSR_CAPTURE_0_VALID) { in mvpp22_tai_gettimex64()
|
| /linux/drivers/pmdomain/qcom/ |
| H A D | cpr.c | 237 struct regmap *tcsr; member 393 static void cpr_set_acc(struct regmap *tcsr, struct fuse_corner *f, in cpr_set_acc() argument 401 regmap_multi_reg_write(tcsr, f->accs, f->num_accs); in cpr_set_acc() 404 regmap_multi_reg_write(tcsr, f->accs, f->num_accs); in cpr_set_acc() 414 if (drv->tcsr && dir == DOWN) in cpr_pre_voltage() 415 cpr_set_acc(drv->tcsr, prev_fuse_corner, fuse_corner); in cpr_pre_voltage() 426 if (drv->tcsr && dir == UP) in cpr_post_voltage() 427 cpr_set_acc(drv->tcsr, prev_fuse_corner, fuse_corner); in cpr_post_voltage() 1517 regmap_multi_reg_write(drv->tcsr, acc_desc->config, in cpr_pd_attach_dev() 1522 regmap_update_bits(drv->tcsr, acc_desc->enable_reg, in cpr_pd_attach_dev() [all …]
|
| /linux/drivers/phy/qualcomm/ |
| H A D | phy-qcom-qusb2.c | 462 struct regmap *tcsr; member 831 if (qphy->tcsr) { in qusb2_phy_init() 832 ret = regmap_read(qphy->tcsr, qphy->cfg->clk_scheme_offset, in qusb2_phy_init() 1039 qphy->tcsr = syscon_regmap_lookup_by_phandle(dev->of_node, in qusb2_phy_probe() 1041 if (IS_ERR(qphy->tcsr)) { in qusb2_phy_probe() 1043 qphy->tcsr = NULL; in qusb2_phy_probe()
|
| /linux/arch/arm/boot/dts/qcom/ |
| H A D | qcom-msm8960.dtsi | 585 syscon-tcsr = <&tcsr>; 612 syscon-tcsr = <&tcsr>; 677 tcsr: syscon@1a400000 { label 678 compatible = "qcom,tcsr-msm8960", "syscon";
|
| H A D | qcom-sdx65.dtsi | 317 qcom,perst-regs = <&tcsr 0xb258 0xb270>; 389 compatible = "qcom,tcsr-mutex"; 394 tcsr: syscon@1fcb000 { label 395 compatible = "qcom,sdx65-tcsr", "syscon";
|
| H A D | qcom-msm8974pro-htc-m8.dts | 336 phy-select = <&tcsr 0xb000 0>;
|
| H A D | qcom-apq8084.dtsi | 713 compatible = "qcom,apq8084-tcsr-mutex", "qcom,tcsr-mutex";
|
| H A D | qcom-msm8226.dtsi | 1000 compatible = "qcom,msm8226-tcsr-mutex", "qcom,tcsr-mutex"; 1006 compatible = "qcom,tcsr-msm8226", "syscon";
|
| H A D | qcom-msm8974pro-fairphone-fp2.dts | 475 phy-select = <&tcsr 0xb000 0>;
|
| H A D | qcom-apq8074-dragonboard.dts | 478 phy-select = <&tcsr 0xb000 1>;
|
| H A D | qcom-msm8974-sony-xperia-rhine.dtsi | 499 phy-select = <&tcsr 0xb000 0>;
|
| H A D | qcom-msm8974pro-sony-xperia-shinano-common.dtsi | 522 phy-select = <&tcsr 0xb000 0>;
|
| H A D | qcom-msm8974pro-oneplus-bacon.dts | 525 phy-select = <&tcsr 0xb000 0>;
|
| H A D | qcom-msm8974.dtsi | 1588 compatible = "qcom,msm8974-tcsr-mutex", "qcom,tcsr-mutex", "syscon"; 1593 tcsr: syscon@fd4a0000 { label 1594 compatible = "qcom,tcsr-msm8974", "syscon";
|
| /linux/arch/arm64/boot/dts/qcom/ |
| H A D | ipq5424.dtsi | 141 qcom,dload-mode = <&tcsr 0x25100>; 496 compatible = "qcom,tcsr-mutex"; 501 tcsr: syscon@1937000 { label 502 compatible = "qcom,tcsr-ipq5424", "syscon";
|
| H A D | msm8917.dtsi | 167 qcom,dload-mode = <&tcsr 0x6100>; 974 compatible = "qcom,tcsr-mutex"; 979 tcsr: syscon@1937000 { label 980 compatible = "qcom,tcsr-msm8917", "syscon";
|
| H A D | msm8976.dtsi | 216 qcom,dload-mode = <&tcsr 0x6100>; 877 compatible = "qcom,tcsr-mutex"; 882 tcsr: syscon@1937000 { label 883 compatible = "qcom,msm8976-tcsr", "syscon";
|
| H A D | msm8937.dtsi | 181 qcom,dload-mode = <&tcsr 0x6100>; 1021 compatible = "qcom,tcsr-mutex"; 1026 tcsr: syscon@1937000 { label 1027 compatible = "qcom,tcsr-msm8937", "syscon";
|
| H A D | hamoa.dtsi | 12 #include <dt-bindings/clock/qcom,x1e80100-tcsr.h> 313 qcom,dload-mode = <&tcsr 0x19000>; 2856 clocks = <&tcsr TCSR_USB2_1_CLKREF_EN>; 2927 clocks = <&tcsr TCSR_USB2_1_CLKREF_EN>; 2998 clocks = <&tcsr TCSR_USB2_1_CLKREF_EN>; 3417 <&tcsr TCSR_PCIE_8L_CLKREF_EN>, 3549 <&tcsr TCSR_PCIE_4L_CLKREF_EN>, 3570 qcom,4ln-config-sel = <&tcsr 0x1a000 0>; 3679 <&tcsr TCSR_PCIE_2L_5_CLKREF_EN>, 3819 <&tcsr TCSR_PCIE_2L_4_CLKREF_EN>, [all …]
|
| H A D | sm8550.dtsi | 12 #include <dt-bindings/clock/qcom,sm8550-tcsr.h> 334 qcom,dload-mode = <&tcsr 0x19000>; 2096 <&tcsr TCSR_PCIE_0_CLKREF_EN>, 2292 <&tcsr TCSR_PCIE_1_CLKREF_EN>, 2345 <&tcsr TCSR_UFS_CLKREF_EN>; 2398 <&tcsr TCSR_UFS_PAD_CLKREF_EN>, 2456 compatible = "qcom,tcsr-mutex"; 2461 tcsr: clock-controller@1fc0000 { label 2462 compatible = "qcom,sm8550-tcsr", "syscon"; 4072 clocks = <&tcsr TCSR_USB2_CLKREF_EN>; [all …]
|
| H A D | sdx75.dtsi | 917 compatible = "qcom,tcsr-mutex"; 922 tcsr: syscon@1fc0000 { label 923 compatible = "qcom,sdx75-tcsr", "syscon";
|
| H A D | purwa.dtsi | 171 <&tcsr TCSR_PCIE_8L_CLKREF_EN>,
|