Home
last modified time | relevance | path

Searched refs:sdio1 (Results 1 – 25 of 57) sorted by relevance

123

/linux/Documentation/devicetree/bindings/pinctrl/
H A Dmarvell,dove-pinctrl.txt24 mpp4 4 gpio, pmu, uart3(rts), sdio1(cd), spi1(miso), pmu*
25 mpp5 5 gpio, pmu, uart3(cts), sdio1(wp), spi1(cs), pmu*
26 mpp6 6 gpio, pmu, uart3(txd), sdio1(buspwr), spi1(mosi), pmu*
27 mpp7 7 gpio, pmu, uart3(rxd), sdio1(ledctrl), spi1(sck), pmu*
32 sdio1(ledctrl), pex0(clkreq), pmu*
33 mpp12 12 gpio, pmu, uart2(rts), audio0(extclk), sdio1(cd),
35 mpp13 13 gpio, pmu, uart2(cts), audio1(extclk), sdio1(wp),
37 mpp14 14 gpio, pmu, uart2(txd), sdio1(buspwr), ssp(rxd), pmu*
38 mpp15 15 gpio, pmu, uart2(rxd), sdio1(ledctrl), ssp(sfrm), pmu*
44 mpp20 20 gpio, sdio0(cd), sdio1(cd), spi1(miso), lcd-spi(miso),
[all …]
H A Dbrcm,cygnus-pinmux.txt115 "sdio1": "sdio1_data_0_grp", "sdio1_data_1_grp", "sdio1_cd_grp",
H A Daxis,artpec6-pinctrl.txt45 sdio1: sdio1grp0
/linux/Documentation/devicetree/bindings/reset/
H A Dzynq-reset.txt38 193: sdio1 reset
40 197: sdio1 ref reset
/linux/arch/arm/mach-dove/
H A Dcommon.c83 struct clk *usb0, *usb1, *sata, *pex0, *pex1, *sdio0, *sdio1; in dove_clk_init() local
95 sdio1 = dove_register_gate("sdio1", "tclk", CLOCK_GATING_BIT_SDIO1); in dove_clk_init()
120 orion_clkdev_add(NULL, "sdhci-dove.1", sdio1); in dove_clk_init()
/linux/Documentation/devicetree/bindings/clock/
H A Dzynq-7000.txt63 22: sdio1
100 "sdio0", "sdio1", "uart0", "uart1", "spi0", "spi1",
/linux/arch/riscv/boot/dts/starfive/
H A Djh7100-common.dtsi16 mmc1 = &sdio1;
257 sdio1_pins: sdio1-0 {
377 &sdio1 {
/linux/arch/arm/boot/dts/nvidia/
H A Dtegra20-trimslice.dts166 sdio1 {
167 nvidia,pins = "sdio1";
168 nvidia,function = "sdio1";
214 "gpu7", "gpv", "sdio1", "slxa", "slxk",
H A Dtegra20-tamonten.dtsi156 sdio1 {
157 nvidia,pins = "sdio1";
158 nvidia,function = "sdio1";
206 "dtc", "dte", "gpu", "sdio1",
H A Dtegra20-ventana.dts179 sdio1 {
180 nvidia,pins = "sdio1";
181 nvidia,function = "sdio1";
252 "kbce", "kbcf", "sdio1", "uaa", "uab";
H A Dtegra20-paz00.dts168 sdio1 {
169 nvidia,pins = "sdio1";
170 nvidia,function = "sdio1";
205 "rm", "sdio1", "slxk", "spdo", "uac",
H A Dtegra20-harmony.dts174 sdio1 {
175 nvidia,pins = "sdio1";
176 nvidia,function = "sdio1";
223 "dtc", "dte", "dtf", "gpu", "sdio1",
H A Dtegra20-seaboard.dts177 sdio1 {
178 nvidia,pins = "sdio1";
179 nvidia,function = "sdio1";
252 "kbce", "kbcf", "sdio1", "spic", "uaa",
/linux/arch/arm/boot/dts/marvell/
H A Ddove-dove-db.dts23 &sdio1 { status = "okay"; };
H A Ddove-d2plug.dts55 &sdio1 {
H A Ddove-d3plug.dts66 &sdio1 {
H A Ddove.dtsi360 sdio1: sdio-host@90000 { label
643 pmx_sdio1: pmx-sdio1 {
645 marvell,function = "sdio1";
648 pmx_sdio1_gpio: pmx-sdio1-gpio {
/linux/arch/arm/boot/dts/broadcom/
H A Dbcm21664-garnet.dts24 &sdio1 {
H A Dbcm2166x-common.dtsi160 sdio1: mmc@e80000 { label
324 clock-output-names = "sdio1",
H A Dbcm11351.dtsi126 sdio1: mmc@3f180000 { label
243 clock-output-names = "sdio1",
H A Dbcm23550-sparrow.dts66 &sdio1 {
/linux/arch/arm64/boot/dts/broadcom/stingray/
H A Dstingray-board-base.dtsi41 &sdio1 {
/linux/arch/arm/boot/dts/rockchip/
H A Drk3288.dtsi40 mshc3 = &sdio1;
245 sdio1: mmc@ff0e0000 { label
1777 sdio1 {
1778 sdio1_bus1: sdio1-bus1 {
1782 sdio1_bus4: sdio1-bus4 {
1789 sdio1_cd: sdio1-cd {
1793 sdio1_wp: sdio1-wp {
1797 sdio1_bkpwr: sdio1-bkpwr {
1801 sdio1_int: sdio1-int {
1805 sdio1_cmd: sdio1-cmd {
[all …]
/linux/arch/arm64/boot/dts/broadcom/
H A Dbcm2712-rpi-5-b.dts57 &sdio1 {
/linux/drivers/clk/zynq/
H A Dclkc.c55 sdio0, sdio1, uart0, uart1, spi0, spi1, dma, enumerator
368 zynq_clk_register_periph_clk(sdio0, sdio1, clk_output_name[sdio0], in zynq_clk_setup()
369 clk_output_name[sdio1], SLCR_SDIO_CLK_CTRL, in zynq_clk_setup()

123