/linux/drivers/net/ethernet/intel/ixgbevf/ |
H A D | ipsec.c | 23 struct sa_mbx_msg *sam; in ixgbevf_ipsec_set_pf_sa() local 27 sam = (struct sa_mbx_msg *)(&msgbuf[1]); in ixgbevf_ipsec_set_pf_sa() 28 sam->dir = xs->xso.dir; in ixgbevf_ipsec_set_pf_sa() 29 sam->spi = xs->id.spi; in ixgbevf_ipsec_set_pf_sa() 30 sam->proto = xs->id.proto; in ixgbevf_ipsec_set_pf_sa() 31 sam->family = xs->props.family; in ixgbevf_ipsec_set_pf_sa() 34 memcpy(sam->addr, &xs->id.daddr.a6, sizeof(xs->id.daddr.a6)); in ixgbevf_ipsec_set_pf_sa() 36 memcpy(sam->addr, &xs->id.daddr.a4, sizeof(xs->id.daddr.a4)); in ixgbevf_ipsec_set_pf_sa() 37 memcpy(sam->key, xs->aead->alg_key, sizeof(sam->key)); in ixgbevf_ipsec_set_pf_sa()
|
/linux/drivers/clk/hisilicon/ |
H A D | clk-hi3620.c | 324 u32 sam, drv, div, val; in mmc_clk_set_timing() local 329 sam = 3; in mmc_clk_set_timing() 334 sam = 13; in mmc_clk_set_timing() 339 sam = 3; in mmc_clk_set_timing() 344 sam = 6; in mmc_clk_set_timing() 349 sam = 6; in mmc_clk_set_timing() 364 val = mmc_clk_delay(val, sam, mclk->sam_off, mclk->sam_bits); in mmc_clk_set_timing()
|
/linux/drivers/net/ethernet/intel/ixgbe/ |
H A D | ixgbe_ipsec.c | 894 struct sa_mbx_msg *sam; in ixgbe_ipsec_vf_add_sa() local 901 sam = (struct sa_mbx_msg *)(&msgbuf[1]); in ixgbe_ipsec_vf_add_sa() 912 if (sam->dir != XFRM_DEV_OFFLOAD_IN) { in ixgbe_ipsec_vf_add_sa() 929 xs->xso.dir = sam->dir; in ixgbe_ipsec_vf_add_sa() 930 xs->id.spi = sam->spi; in ixgbe_ipsec_vf_add_sa() 931 xs->id.proto = sam->proto; in ixgbe_ipsec_vf_add_sa() 932 xs->props.family = sam->family; in ixgbe_ipsec_vf_add_sa() 934 memcpy(&xs->id.daddr.a6, sam->addr, sizeof(xs->id.daddr.a6)); in ixgbe_ipsec_vf_add_sa() 936 memcpy(&xs->id.daddr.a4, sam->addr, sizeof(xs->id.daddr.a4)); in ixgbe_ipsec_vf_add_sa() 950 memcpy(xs->aead->alg_key, sam->key, sizeof(sam->key)); in ixgbe_ipsec_vf_add_sa()
|
/linux/arch/arm64/boot/dts/mediatek/ |
H A D | mt7986b.dtsi | 4 * Author: Sam.Shih <sam.shih@mediatek.com>
|
H A D | mt7986a-bananapi-bpi-r3-sd.dtso | 4 * Author: Sam.Shih <sam.shih@mediatek.com>
|
H A D | mt7986a-bananapi-bpi-r3-emmc.dtso | 4 * Author: Sam.Shih <sam.shih@mediatek.com>
|
H A D | mt7986b-rfb.dts | 4 * Author: Sam.Shih <sam.shih@mediatek.com>
|
H A D | mt7986a-rfb.dts | 4 * Author: Sam.Shih <sam.shih@mediatek.com>
|
H A D | mt7986a-bananapi-bpi-r3.dts | 4 * Authors: Sam.Shih <sam.shih@mediatek.com>
|
H A D | mt7986a.dtsi | 4 * Author: Sam.Shih <sam.shih@mediatek.com>
|
/linux/drivers/net/can/mscan/ |
H A D | mscan.h | 256 #define BTR1_SET_SAM(sam) ((sam) ? 1 << BTR1_SAM_SHIFT : 0) argument
|
/linux/net/6lowpan/ |
H A D | iphc.c | 849 const unsigned char *lladdr, bool sam) in lowpan_compress_ctx_addr() argument 898 if (sam) in lowpan_compress_ctx_addr() 946 const unsigned char *lladdr, bool sam) in lowpan_compress_addr_64() argument 984 if (sam) in lowpan_compress_addr_64()
|
/linux/Documentation/hwmon/ |
H A D | ir35221.rst | 13 Author: Samuel Mendoza-Jonas <sam@mendozajonas.com>
|
/linux/Documentation/devicetree/bindings/mips/cavium/ |
H A D | bootbus.txt | 64 - cavium,sam-mode: Optional. If present, SAM mode is selected.
|
/linux/tools/build/ |
H A D | Build.include | 7 # Copyright (C) Sam Ravnborg <sam@mars.ravnborg.org>, 2015
|
/linux/drivers/iio/accel/ |
H A D | kionix-kx022a.c | 847 __le16 *sam = &data->fifo_buffer[i * 3]; in __kx022a_fifo_flush() local 853 chs[bit] = sam[bit]; in __kx022a_fifo_flush()
|
/linux/arch/mips/include/asm/octeon/ |
H A D | cvmx-mio-defs.h | 596 uint64_t sam:1; member 614 uint64_t sam:1; 624 uint64_t sam:1; member 642 uint64_t sam:1; 668 uint64_t sam:1; member 686 uint64_t sam:1;
|
/linux/drivers/ata/ |
H A D | pata_octeon_cf.c | 109 reg_cfg.s.sam = 0; /* Don't combine write and output enable */ in octeon_cf_set_boot_reg_cfg()
|
/linux/ |
H A D | .mailmap | 630 Sam Ravnborg <sam@mars.ravnborg.org>
|
H A D | CREDITS | 2866 E: sam.mosel@computer.org
|
H A D | MAINTAINERS | 7716 M: Sam Ravnborg <sam@ravnborg.org> 16291 M: Samuel Mendoza-Jonas <sam@mendozajonas.com>
|
/linux/Documentation/kbuild/ |
H A D | makefiles.rst | 1676 - Updates by Sam Ravnborg <sam@ravnborg.org>
|