Home
last modified time | relevance | path

Searched refs:reg_layout (Results 1 – 10 of 10) sorted by relevance

/linux/drivers/soundwire/
H A Dqcom.c192 const unsigned int *reg_layout; member
231 const unsigned int *reg_layout; member
257 .reg_layout = swrm_v1_3_reg_layout,
264 .reg_layout = swrm_v1_3_reg_layout,
272 .reg_layout = swrm_v1_3_reg_layout,
299 .reg_layout = swrm_v2_0_reg_layout,
326 .reg_layout = swrm_v3_0_reg_layout,
409 ctrl->reg_read(ctrl, ctrl->reg_layout[SWRM_REG_CMD_FIFO_STATUS], in swrm_wait_for_rd_fifo_avail()
435 ctrl->reg_read(ctrl, ctrl->reg_layout[SWRM_REG_CMD_FIFO_STATUS], in swrm_wait_for_wr_fifo_avail()
460 ctrl->reg_read(ctrl, ctrl->reg_layout[SWRM_REG_CMD_FIFO_STATUS], &value); in swrm_wait_for_wr_fifo_done()
[all …]
/linux/drivers/clk/renesas/
H A Drenesas-cpg-mssr.c201 enum clk_reg_layout reg_layout; member
271 if (priv->reg_layout == CLK_REG_LAYOUT_RZ_A) { in cpg_mstp_clock_endisable()
283 } else if (priv->reg_layout == CLK_REG_LAYOUT_RZ_T2H) { in cpg_mstp_clock_endisable()
303 if (!enable || priv->reg_layout == CLK_REG_LAYOUT_RZ_A) in cpg_mstp_clock_endisable()
306 if (priv->reg_layout == CLK_REG_LAYOUT_RZ_T2H) { in cpg_mstp_clock_endisable()
344 if (priv->reg_layout == CLK_REG_LAYOUT_RZ_A) in cpg_mstp_clock_is_enabled()
346 else if (priv->reg_layout == CLK_REG_LAYOUT_RZ_T2H) in cpg_mstp_clock_is_enabled()
388 if (priv->reg_layout == CLK_REG_LAYOUT_RZ_A) { in cpg_mssr_clk_src_twocell_get()
734 if (priv->reg_layout == CLK_REG_LAYOUT_RCAR_GEN4) in cpg_mssr_reset()
867 if (priv->reg_layout == CLK_REG_LAYOUT_RZ_T2H) { in cpg_mssr_reset_controller_register()
[all …]
H A Dr8a779f0-cpg-mssr.c237 .reg_layout = CLK_REG_LAYOUT_RCAR_GEN4,
H A Dr8a779a0-cpg-mssr.c317 .reg_layout = CLK_REG_LAYOUT_RCAR_GEN4,
H A Dr8a779g0-cpg-mssr.c311 .reg_layout = CLK_REG_LAYOUT_RCAR_GEN4,
H A Dr9a09g077-cpg.c517 .reg_layout = CLK_REG_LAYOUT_RZ_T2H,
/linux/drivers/tty/serial/8250/
H A D8250_dfl.c54 u64 fifo_len, clk_freq, reg_layout; in dfl_uart_get_params() local
85 ret = dfh_get_u64_param_val(dfl_dev, DFHv1_PARAM_ID_REG_LAYOUT, &reg_layout); in dfl_uart_get_params()
89 uart->port.regshift = FIELD_GET(DFHv1_PARAM_REG_LAYOUT_SHIFT, reg_layout); in dfl_uart_get_params()
90 reg_width = FIELD_GET(DFHv1_PARAM_REG_LAYOUT_WIDTH, reg_layout); in dfl_uart_get_params()
/linux/drivers/dma/
H A Dhisi_dma.c164 enum hisi_dma_reg_layout reg_layout; member
369 if (hdma_dev->reg_layout == HISI_DMA_REG_LAYOUT_HIP08) in hisi_dma_mask_irq()
385 if (hdma_dev->reg_layout == HISI_DMA_REG_LAYOUT_HIP08) { in hisi_dma_unmask_irq()
638 if (hdma_dev->reg_layout == HISI_DMA_REG_LAYOUT_HIP08) { in hisi_dma_init_hw_qp()
803 if (hdma_dev->reg_layout == HISI_DMA_REG_LAYOUT_HIP08) in hisi_dma_set_mode()
813 if (hdma_dev->reg_layout == HISI_DMA_REG_LAYOUT_HIP09) { in hisi_dma_init_hw()
851 if (hdma_dev->reg_layout == HISI_DMA_REG_LAYOUT_HIP08) in hisi_dma_get_ch_regs()
862 if (hdma_dev->reg_layout == HISI_DMA_REG_LAYOUT_HIP08) in hisi_dma_get_ch_regs()
928 if (hdma_dev->reg_layout == HISI_DMA_REG_LAYOUT_HIP08) { in hisi_dma_create_debugfs()
952 enum hisi_dma_reg_layout reg_layout; in hisi_dma_probe() local
[all …]
/linux/sound/soc/codecs/
H A Dlpass-wsa-macro.c407 const struct wsa_reg_layout *reg_layout; member
1181 wsa->reg_layout->rx_intx_1_mix_inp0_sel_mask); in wsa_macro_set_prim_interpolator_rate()
1183 wsa->reg_layout->rx_intx_1_mix_inp1_sel_mask); in wsa_macro_set_prim_interpolator_rate()
1185 wsa->reg_layout->rx_intx_1_mix_inp2_sel_mask); in wsa_macro_set_prim_interpolator_rate()
1221 wsa->reg_layout->rx_intx_2_sel_mask); in wsa_macro_set_mix_interpolator_rate()
1615 (comp * wsa->reg_layout->compander1_reg_offset); in wsa_macro_config_compander()
1661 u16 softclip_clk_reg = wsa->reg_layout->softclip0_reg_base + in wsa_macro_enable_softclip_clk()
1662 (path * wsa->reg_layout->softclip1_reg_offset); in wsa_macro_enable_softclip_clk()
1707 (softclip_path * wsa->reg_layout->softclip1_reg_offset); in wsa_macro_config_softclip()
2728 wsa->reg_layout = &wsa_codec_v2_1; in wsa_macro_probe()
[all …]
/linux/drivers/clk/samsung/
H A Dclk-cpu.c681 cpuclk->chip = &exynos_clkcpu_chips[clk_data->reg_layout]; in exynos_register_cpu_clock()