Home
last modified time | relevance | path

Searched refs:pwm (Results 1 – 25 of 977) sorted by relevance

12345678910>>...40

/linux/drivers/clocksource/
H A Dsamsung_pwm_timer.c79 static struct samsung_pwm_clocksource pwm; variable
92 reg = readl(pwm.base + REG_TCFG0); in samsung_timer_set_prescale()
95 writel(reg, pwm.base + REG_TCFG0); in samsung_timer_set_prescale()
107 bits = (fls(divisor) - 1) - pwm.variant.div_base; in samsung_timer_set_divisor()
111 reg = readl(pwm.base + REG_TCFG1); in samsung_timer_set_divisor()
114 writel(reg, pwm.base + REG_TCFG1); in samsung_timer_set_divisor()
129 tcon = readl_relaxed(pwm.base + REG_TCON); in samsung_time_stop()
131 writel_relaxed(tcon, pwm.base + REG_TCON); in samsung_time_stop()
147 tcon = readl_relaxed(pwm.base + REG_TCON); in samsung_time_setup()
152 writel_relaxed(tcnt, pwm.base + REG_TCNTB(channel)); in samsung_time_setup()
[all …]
/linux/drivers/pwm/
H A Dpwm-twl.c32 #define TWL4030_PWM_TOGGLE(pwm, x) ((x) << (pwm)) argument
46 #define TWL6030_PWM_TOGGLE(pwm, x) ((x) << (pwm * 3)) argument
59 static int twl_pwm_config(struct pwm_chip *chip, struct pwm_device *pwm, in twl_pwm_config() argument
82 base = pwm->hwpwm * 3; in twl_pwm_config()
88 dev_err(pwmchip_parent(chip), "%s: Failed to configure PWM\n", pwm->label); in twl_pwm_config()
93 static int twl4030_pwm_enable(struct pwm_chip *chip, struct pwm_device *pwm) in twl4030_pwm_enable() argument
102 dev_err(pwmchip_parent(chip), "%s: Failed to read GPBR1\n", pwm->label); in twl4030_pwm_enable()
106 val |= TWL4030_PWM_TOGGLE(pwm->hwpwm, TWL4030_PWMXCLK_ENABLE); in twl4030_pwm_enable()
110 dev_err(pwmchip_parent(chip), "%s: Failed to enable PWM\n", pwm->label); in twl4030_pwm_enable()
112 val |= TWL4030_PWM_TOGGLE(pwm->hwpwm, TWL4030_PWMX_ENABLE); in twl4030_pwm_enable()
[all …]
H A Dpwm-vt8500.c28 #define REG_CTRL(pwm) (((pwm) << 4) + 0x00) argument
29 #define REG_SCALAR(pwm) (((pwm) << 4) + 0x04) argument
30 #define REG_PERIOD(pwm) (((pwm) << 4) + 0x08) argument
31 #define REG_DUTY(pwm) (((pwm) << 4) + 0x0C) argument
72 static int vt8500_pwm_config(struct pwm_chip *chip, struct pwm_device *pwm, in vt8500_pwm_config() argument
108 writel(prescale, vt8500->base + REG_SCALAR(pwm->hwpwm)); in vt8500_pwm_config()
109 vt8500_pwm_busy_wait(chip, pwm->hwpwm, STATUS_SCALAR_UPDATE); in vt8500_pwm_config()
111 writel(pv, vt8500->base + REG_PERIOD(pwm->hwpwm)); in vt8500_pwm_config()
112 vt8500_pwm_busy_wait(chip, pwm->hwpwm, STATUS_PERIOD_UPDATE); in vt8500_pwm_config()
114 writel(dc, vt8500->base + REG_DUTY(pwm->hwpwm)); in vt8500_pwm_config()
[all …]
H A Dpwm-twl-led.c69 static int twl4030_pwmled_config(struct pwm_chip *chip, struct pwm_device *pwm, in twl4030_pwmled_config() argument
92 base = pwm->hwpwm * 2 + TWL4030_PWMA_REG; in twl4030_pwmled_config()
98 dev_err(pwmchip_parent(chip), "%s: Failed to configure PWM\n", pwm->label); in twl4030_pwmled_config()
103 static int twl4030_pwmled_enable(struct pwm_chip *chip, struct pwm_device *pwm) in twl4030_pwmled_enable() argument
110 dev_err(pwmchip_parent(chip), "%s: Failed to read LEDEN\n", pwm->label); in twl4030_pwmled_enable()
114 val |= TWL4030_LED_TOGGLE(pwm->hwpwm, TWL4030_LED_PINS); in twl4030_pwmled_enable()
118 dev_err(pwmchip_parent(chip), "%s: Failed to enable PWM\n", pwm->label); in twl4030_pwmled_enable()
124 struct pwm_device *pwm) in twl4030_pwmled_disable() argument
131 dev_err(pwmchip_parent(chip), "%s: Failed to read LEDEN\n", pwm->label); in twl4030_pwmled_disable()
135 val &= ~TWL4030_LED_TOGGLE(pwm->hwpwm, TWL4030_LED_PINS); in twl4030_pwmled_disable()
[all …]
H A Dpwm-jz4740.c49 static int jz4740_pwm_request(struct pwm_chip *chip, struct pwm_device *pwm) in jz4740_pwm_request() argument
56 if (!jz4740_pwm_can_use_chn(chip, pwm->hwpwm)) in jz4740_pwm_request()
59 snprintf(name, sizeof(name), "timer%u", pwm->hwpwm); in jz4740_pwm_request()
74 jz->clk[pwm->hwpwm] = clk; in jz4740_pwm_request()
79 static void jz4740_pwm_free(struct pwm_chip *chip, struct pwm_device *pwm) in jz4740_pwm_free() argument
82 struct clk *clk = jz->clk[pwm->hwpwm]; in jz4740_pwm_free()
88 static int jz4740_pwm_enable(struct pwm_chip *chip, struct pwm_device *pwm) in jz4740_pwm_enable() argument
93 regmap_set_bits(jz->map, TCU_REG_TCSRc(pwm->hwpwm), TCU_TCSR_PWM_EN); in jz4740_pwm_enable()
96 regmap_write(jz->map, TCU_REG_TESR, BIT(pwm->hwpwm)); in jz4740_pwm_enable()
101 static void jz4740_pwm_disable(struct pwm_chip *chip, struct pwm_device *pwm) in jz4740_pwm_disable() argument
[all …]
H A Dpwm-dwc-core.c24 static void __dwc_pwm_set_enable(struct dwc_pwm *dwc, int pwm, int enabled) in __dwc_pwm_set_enable() argument
28 reg = dwc_pwm_readl(dwc, DWC_TIM_CTRL(pwm)); in __dwc_pwm_set_enable()
35 dwc_pwm_writel(dwc, reg, DWC_TIM_CTRL(pwm)); in __dwc_pwm_set_enable()
39 struct pwm_device *pwm, in __dwc_pwm_configure_timer() argument
70 __dwc_pwm_set_enable(dwc, pwm->hwpwm, false); in __dwc_pwm_configure_timer()
78 dwc_pwm_writel(dwc, low, DWC_TIM_LD_CNT(pwm->hwpwm)); in __dwc_pwm_configure_timer()
79 dwc_pwm_writel(dwc, high, DWC_TIM_LD_CNT2(pwm->hwpwm)); in __dwc_pwm_configure_timer()
88 dwc_pwm_writel(dwc, ctrl, DWC_TIM_CTRL(pwm->hwpwm)); in __dwc_pwm_configure_timer()
93 __dwc_pwm_set_enable(dwc, pwm->hwpwm, state->enabled); in __dwc_pwm_configure_timer()
98 static int dwc_pwm_apply(struct pwm_chip *chip, struct pwm_device *pwm, in dwc_pwm_apply() argument
[all …]
H A Dpwm-samsung.c121 struct pwm_device *pwm) in __pwm_samsung_manual_update() argument
123 unsigned int tcon_chan = to_tcon_channel(pwm->hwpwm); in __pwm_samsung_manual_update()
229 static int pwm_samsung_request(struct pwm_chip *chip, struct pwm_device *pwm) in pwm_samsung_request() argument
233 if (!(our_chip->variant.output_mask & BIT(pwm->hwpwm))) { in pwm_samsung_request()
236 pwm->hwpwm); in pwm_samsung_request()
240 memset(&our_chip->channel[pwm->hwpwm], 0, sizeof(our_chip->channel[pwm->hwpwm])); in pwm_samsung_request()
245 static int pwm_samsung_enable(struct pwm_chip *chip, struct pwm_device *pwm) in pwm_samsung_enable() argument
248 unsigned int tcon_chan = to_tcon_channel(pwm->hwpwm); in pwm_samsung_enable()
264 our_chip->disabled_mask &= ~BIT(pwm->hwpwm); in pwm_samsung_enable()
271 static void pwm_samsung_disable(struct pwm_chip *chip, struct pwm_device *pwm) in pwm_samsung_disable() argument
[all …]
H A Dpwm-sophgo-sg2042.c78 static void pwm_sg2042_set_dutycycle(struct pwm_chip *chip, struct pwm_device *pwm, in pwm_sg2042_set_dutycycle() argument
93 pwm->hwpwm, state->enabled, period_ticks, hlperiod_ticks, state->polarity); in pwm_sg2042_set_dutycycle()
95 pwm_sg2042_config(ddata, pwm->hwpwm, period_ticks, hlperiod_ticks); in pwm_sg2042_set_dutycycle()
98 static int pwm_sg2042_apply(struct pwm_chip *chip, struct pwm_device *pwm, in pwm_sg2042_apply() argument
107 pwm_sg2042_config(ddata, pwm->hwpwm, 0, 0); in pwm_sg2042_apply()
111 pwm_sg2042_set_dutycycle(chip, pwm, state); in pwm_sg2042_apply()
116 static int pwm_sg2042_get_state(struct pwm_chip *chip, struct pwm_device *pwm, in pwm_sg2042_get_state() argument
120 unsigned int chan = pwm->hwpwm; in pwm_sg2042_get_state()
143 static void pwm_sg2044_set_outputen(struct sg2042_pwm_ddata *ddata, struct pwm_device *pwm, in pwm_sg2044_set_outputen() argument
151 pwmstart |= BIT(pwm->hwpwm); in pwm_sg2044_set_outputen()
[all …]
H A Dpwm-atmel.c227 static void atmel_pwm_update_cdty(struct pwm_chip *chip, struct pwm_device *pwm, in atmel_pwm_update_cdty() argument
235 val = atmel_pwm_ch_readl(atmel_pwm, pwm->hwpwm, PWM_CMR); in atmel_pwm_update_cdty()
237 atmel_pwm_ch_writel(atmel_pwm, pwm->hwpwm, PWM_CMR, val); in atmel_pwm_update_cdty()
240 atmel_pwm_ch_writel(atmel_pwm, pwm->hwpwm, in atmel_pwm_update_cdty()
242 atmel_pwm_set_pending(atmel_pwm, pwm->hwpwm); in atmel_pwm_update_cdty()
246 struct pwm_device *pwm, in atmel_pwm_set_cprd_cdty() argument
251 atmel_pwm_ch_writel(atmel_pwm, pwm->hwpwm, in atmel_pwm_set_cprd_cdty()
253 atmel_pwm_ch_writel(atmel_pwm, pwm->hwpwm, in atmel_pwm_set_cprd_cdty()
257 static void atmel_pwm_disable(struct pwm_chip *chip, struct pwm_device *pwm, in atmel_pwm_disable() argument
263 atmel_pwm_wait_nonpending(atmel_pwm, pwm->hwpwm); in atmel_pwm_disable()
[all …]
H A Dpwm-hibvt.c82 static void hibvt_pwm_enable(struct pwm_chip *chip, struct pwm_device *pwm) in hibvt_pwm_enable() argument
86 hibvt_pwm_set_bits(hi_pwm_chip->base, PWM_CTRL_ADDR(pwm->hwpwm), in hibvt_pwm_enable()
90 static void hibvt_pwm_disable(struct pwm_chip *chip, struct pwm_device *pwm) in hibvt_pwm_disable() argument
94 hibvt_pwm_set_bits(hi_pwm_chip->base, PWM_CTRL_ADDR(pwm->hwpwm), in hibvt_pwm_disable()
98 static void hibvt_pwm_config(struct pwm_chip *chip, struct pwm_device *pwm, in hibvt_pwm_config() argument
109 hibvt_pwm_set_bits(hi_pwm_chip->base, PWM_CFG0_ADDR(pwm->hwpwm), in hibvt_pwm_config()
112 hibvt_pwm_set_bits(hi_pwm_chip->base, PWM_CFG1_ADDR(pwm->hwpwm), in hibvt_pwm_config()
117 struct pwm_device *pwm, in hibvt_pwm_set_polarity() argument
123 hibvt_pwm_set_bits(hi_pwm_chip->base, PWM_CTRL_ADDR(pwm->hwpwm), in hibvt_pwm_set_polarity()
126 hibvt_pwm_set_bits(hi_pwm_chip->base, PWM_CTRL_ADDR(pwm->hwpwm), in hibvt_pwm_set_polarity()
[all …]
H A Dpwm-lpc18xx-sct.c125 struct pwm_device *pwm, in lpc18xx_pwm_set_conflict_res() argument
136 val &= ~LPC18XX_PWM_RES_MASK(pwm->hwpwm); in lpc18xx_pwm_set_conflict_res()
137 val |= LPC18XX_PWM_RES(pwm->hwpwm, action); in lpc18xx_pwm_set_conflict_res()
164 struct pwm_device *pwm, u64 duty_ns) in lpc18xx_pwm_config_duty() argument
167 struct lpc18xx_pwm_data *lpc18xx_data = &lpc18xx_pwm->channeldata[pwm->hwpwm]; in lpc18xx_pwm_config_duty()
185 static int lpc18xx_pwm_config(struct pwm_chip *chip, struct pwm_device *pwm, in lpc18xx_pwm_config() argument
208 pwm->hwpwm); in lpc18xx_pwm_config()
218 lpc18xx_pwm_config_duty(chip, pwm, duty_ns); in lpc18xx_pwm_config()
223 static int lpc18xx_pwm_enable(struct pwm_chip *chip, struct pwm_device *pwm, enum pwm_polarity pola… in lpc18xx_pwm_enable() argument
226 struct lpc18xx_pwm_data *lpc18xx_data = &lpc18xx_pwm->channeldata[pwm->hwpwm]; in lpc18xx_pwm_enable()
[all …]
H A Dpwm-microchip-core.c68 static void mchp_core_pwm_enable(struct pwm_chip *chip, struct pwm_device *pwm, in mchp_core_pwm_enable() argument
79 reg_offset = MCHPCOREPWM_EN(pwm->hwpwm >> 3); in mchp_core_pwm_enable()
80 shift = pwm->hwpwm & 7; in mchp_core_pwm_enable()
87 mchp_core_pwm->channel_enabled &= ~BIT(pwm->hwpwm); in mchp_core_pwm_enable()
88 mchp_core_pwm->channel_enabled |= enable << pwm->hwpwm; in mchp_core_pwm_enable()
95 if (mchp_core_pwm->sync_update_mask & (1 << pwm->hwpwm)) in mchp_core_pwm_enable()
148 static void mchp_core_pwm_apply_duty(struct pwm_chip *chip, struct pwm_device *pwm, in mchp_core_pwm_apply_duty() argument
178 writel_relaxed(posedge, mchp_core_pwm->base + MCHPCOREPWM_POSEDGE(pwm->hwpwm)); in mchp_core_pwm_apply_duty()
179 writel_relaxed(negedge, mchp_core_pwm->base + MCHPCOREPWM_NEGEDGE(pwm->hwpwm)); in mchp_core_pwm_apply_duty()
271 static int mchp_core_pwm_apply_locked(struct pwm_chip *chip, struct pwm_device *pwm, in mchp_core_pwm_apply_locked() argument
[all …]
H A Dpwm_th1520.rs32 pwm, time,
115 impl pwm::PwmOps for Th1520PwmDriverData {
119 chip: &pwm::Chip<Self>, in round_waveform_tohw()
120 _pwm: &pwm::Device, in round_waveform_tohw()
121 wf: &pwm::Waveform, in round_waveform_tohw()
122 ) -> Result<pwm::RoundedWaveform<Self::WfHw>> { in round_waveform_tohw()
129 return Ok(pwm::RoundedWaveform { in round_waveform_tohw()
187 Ok(pwm::RoundedWaveform { in round_waveform_tohw()
194 chip: &pwm::Chip<Self>, in round_waveform_fromhw()
195 _pwm: &pwm::Device, in round_waveform_fromhw()
[all …]
H A Dpwm-sprd.c71 static int sprd_pwm_get_state(struct pwm_chip *chip, struct pwm_device *pwm, in sprd_pwm_get_state() argument
75 struct sprd_pwm_chn *chn = &spc->chn[pwm->hwpwm]; in sprd_pwm_get_state()
87 pwm->hwpwm); in sprd_pwm_get_state()
91 val = sprd_pwm_read(spc, pwm->hwpwm, SPRD_PWM_ENABLE); in sprd_pwm_get_state()
105 val = sprd_pwm_read(spc, pwm->hwpwm, SPRD_PWM_PRESCALE); in sprd_pwm_get_state()
110 val = sprd_pwm_read(spc, pwm->hwpwm, SPRD_PWM_DUTY); in sprd_pwm_get_state()
123 static int sprd_pwm_config(struct sprd_pwm_chip *spc, struct pwm_device *pwm, in sprd_pwm_config() argument
126 struct sprd_pwm_chn *chn = &spc->chn[pwm->hwpwm]; in sprd_pwm_config()
156 sprd_pwm_write(spc, pwm->hwpwm, SPRD_PWM_PRESCALE, prescale); in sprd_pwm_config()
157 sprd_pwm_write(spc, pwm->hwpwm, SPRD_PWM_MOD, SPRD_PWM_MOD_MAX); in sprd_pwm_config()
[all …]
H A Dpwm-spear.c75 static int spear_pwm_config(struct pwm_chip *chip, struct pwm_device *pwm, in spear_pwm_config() argument
126 spear_pwm_writel(pc, pwm->hwpwm, PWMCR, in spear_pwm_config()
128 spear_pwm_writel(pc, pwm->hwpwm, PWMDCR, dc); in spear_pwm_config()
129 spear_pwm_writel(pc, pwm->hwpwm, PWMPCR, pv); in spear_pwm_config()
135 static int spear_pwm_enable(struct pwm_chip *chip, struct pwm_device *pwm) in spear_pwm_enable() argument
145 val = spear_pwm_readl(pc, pwm->hwpwm, PWMCR); in spear_pwm_enable()
147 spear_pwm_writel(pc, pwm->hwpwm, PWMCR, val); in spear_pwm_enable()
152 static void spear_pwm_disable(struct pwm_chip *chip, struct pwm_device *pwm) in spear_pwm_disable() argument
157 val = spear_pwm_readl(pc, pwm->hwpwm, PWMCR); in spear_pwm_disable()
159 spear_pwm_writel(pc, pwm->hwpwm, PWMCR, val); in spear_pwm_disable()
[all …]
/linux/Documentation/devicetree/bindings/pwm/
H A Dpwm.txt8 with a property containing a 'pwm-list':
10 pwm-list ::= <single-pwm> [pwm-list]
11 single-pwm ::= <pwm-phandle> <pwm-specifier>
12 pwm-phandle : phandle to PWM controller node
13 pwm-specifier : array of #pwm-cells specifying the given PWM
18 An optional property "pwm-names" may contain a list of strings to label
19 each of the PWM devices listed in the "pwms" property. If no "pwm-names"
23 "pwm-names" property to map the name of the PWM device requested by the
29 pwm: pwm {
30 #pwm-cells = <2>;
[all …]
H A Dpwm-hibvt.txt6 "hisilicon,hi3516cv300-pwm"
7 "hisilicon,hi3519v100-pwm"
8 "hisilicon,hi3559v100-shub-pwm"
9 "hisilicon,hi3559v100-pwm
13 - #pwm-cells: Should be 3. See pwm.yaml in this directory for a description of
17 pwm: pwm@12130000 {
18 compatible = "hisilicon,hi3516cv300-pwm";
22 #pwm-cells = <3>;
H A Dimg-pwm.txt4 - compatible: Should be "img,pistachio-pwm"
5 - reg: Should contain physical base address and length of pwm registers.
9 - pwm: PWM operating clock.
11 - #pwm-cells: Should be 2. See pwm.yaml in this directory for the
17 pwm: pwm@18101300 {
18 compatible = "img,pistachio-pwm";
21 clock-names = "pwm", "sys";
22 #pwm-cells = <2>;
/linux/arch/loongarch/boot/dts/
H A Dloongson-2k0500.dtsi172 pwm@1ff5c000 {
173 compatible = "loongson,ls2k0500-pwm", "loongson,ls7a-pwm";
178 #pwm-cells = <3>;
182 pwm@1ff5c010 {
183 compatible = "loongson,ls2k0500-pwm", "loongson,ls7a-pwm";
188 #pwm-cells = <3>;
192 pwm@1ff5c020 {
193 compatible = "loongson,ls2k0500-pwm", "loongson,ls7a-pwm";
198 #pwm-cells = <3>;
202 pwm@1ff5c030 {
[all …]
/linux/drivers/hwmon/
H A Dmlxreg-fan.c112 struct mlxreg_fan_pwm pwm[MLXREG_FAN_MAX_PWM]; member
127 struct mlxreg_fan_pwm *pwm; in mlxreg_fan_read() local
186 pwm = &fan->pwm[channel]; in mlxreg_fan_read()
189 err = regmap_read(fan->regmap, pwm->reg, &regval); in mlxreg_fan_read()
213 struct mlxreg_fan_pwm *pwm; in mlxreg_fan_write() local
222 pwm = &fan->pwm[channel]; in mlxreg_fan_write()
225 pwm->last_hwmon_state = MLXREG_FAN_PWM_DUTY2STATE(val); in mlxreg_fan_write()
230 if (pwm->last_hwmon_state >= pwm->last_thermal_state) in mlxreg_fan_write()
231 return _mlxreg_fan_set_cur_state(pwm->cdev, in mlxreg_fan_write()
232 pwm->last_hwmon_state, in mlxreg_fan_write()
[all …]
/linux/arch/arm64/boot/dts/amlogic/
H A Damlogic-c3.dtsi444 pwm_a_pins1: pwm-a-pins1 {
451 pwm_b_pins1: pwm-b-pins1 {
458 pwm_c_pins1: pwm-c-pins1 {
465 pwm_d_pins1: pwm-d-pins1 {
472 pwm_e_pins1: pwm-e-pins1 {
479 pwm_f_pins1: pwm-f-pins1 {
486 pwm_g_pins1: pwm-g-pins1 {
493 pwm_g_pins2: pwm-g-pins2 {
500 pwm_g_pins3: pwm-g-pins3 {
507 pwm_g_pins4: pwm-g-pins4 {
[all …]
/linux/arch/riscv/boot/dts/spacemit/
H A Dk1.dtsi468 pwm0: pwm@d401a000 {
469 compatible = "spacemit,k1-pwm", "marvell,pxa910-pwm";
471 #pwm-cells = <3>;
477 pwm1: pwm@d401a400 {
478 compatible = "spacemit,k1-pwm", "marvell,pxa910-pwm";
480 #pwm-cells = <3>;
486 pwm2: pwm@d401a800 {
487 compatible = "spacemit,k1-pwm", "marvell,pxa910-pwm";
489 #pwm-cells = <3>;
495 pwm3: pwm@d401ac00 {
[all …]
/linux/arch/arm/boot/dts/microchip/
H A Dat91-kizbox.dts10 #include <dt-bindings/pwm/pwm.h>
50 compatible = "pwm-leds";
53 label = "pwm:green:network";
60 label = "pwm:red:network";
67 label = "pwm:green:user";
74 label = "pwm:red:user";
95 tcb1_pwm0: pwm@0 {
96 compatible = "atmel,tcb-pwm";
98 #pwm-cells = <3>;
103 tcb1_pwm1: pwm@1 {
[all …]
/linux/arch/arm/boot/dts/rockchip/
H A Drv1126.dtsi272 pwm0: pwm@ff430000 {
273 compatible = "rockchip,rv1126-pwm", "rockchip,rk3328-pwm";
275 clock-names = "pwm", "pclk";
279 #pwm-cells = <3>;
283 pwm1: pwm@ff430010 {
284 compatible = "rockchip,rv1126-pwm", "rockchip,rk3328-pwm";
286 clock-names = "pwm", "pclk";
290 #pwm-cells = <3>;
294 pwm2: pwm@ff430020 {
295 compatible = "rockchip,rv1126-pwm", "rockchip,rk3328-pwm";
[all …]
/linux/include/trace/events/
H A Dpwm.h3 #define TRACE_SYSTEM pwm
12 TP_PROTO(struct pwm_device *pwm, args)
15 TP_ARGS(pwm, args)
25 __entry->chipid = pwm->chip->id; \
26 __entry->hwpwm = pwm->hwpwm; \
133 DECLARE_EVENT_CLASS(pwm,
135 TP_PROTO(struct pwm_device *pwm, const struct pwm_state *state, int err),
137 TP_ARGS(pwm, state, err),
161 DEFINE_EVENT(pwm, pwm_apply,
163 TP_PROTO(struct pwm_device *pwm, const struct pwm_state *state, int err),
[all …]

12345678910>>...40