Home
last modified time | relevance | path

Searched refs:pll_regs (Results 1 – 10 of 10) sorted by relevance

/linux/drivers/clk/mvebu/
H A Dap-cpu-clk.c140 const struct cpu_dfs_regs *pll_regs; member
150 cpu_clkdiv_reg = clk->pll_regs->divider_reg + in ap_cpu_clk_recalc_rate()
151 (clk->cluster * clk->pll_regs->cluster_offset); in ap_cpu_clk_recalc_rate()
153 cpu_clkdiv_ratio &= clk->pll_regs->divider_mask; in ap_cpu_clk_recalc_rate()
154 cpu_clkdiv_ratio >>= clk->pll_regs->divider_offset; in ap_cpu_clk_recalc_rate()
166 cpu_clkdiv_reg = clk->pll_regs->divider_reg + in ap_cpu_clk_set_rate()
167 (clk->cluster * clk->pll_regs->cluster_offset); in ap_cpu_clk_set_rate()
168 cpu_force_reg = clk->pll_regs->force_reg + in ap_cpu_clk_set_rate()
169 (clk->cluster * clk->pll_regs->cluster_offset); in ap_cpu_clk_set_rate()
170 cpu_ratio_reg = clk->pll_regs->ratio_reg + in ap_cpu_clk_set_rate()
[all …]
/linux/sound/soc/codecs/
H A Dadau17x1.c78 adau->pll_regs[5] = 1; in adau17x1_pll_event()
80 adau->pll_regs[5] = 0; in adau17x1_pll_event()
89 adau->pll_regs, ARRAY_SIZE(adau->pll_regs)); in adau17x1_pll_event()
368 ret = adau_calc_pll_cfg(freq_in, freq_out, adau->pll_regs); in adau17x1_set_dai_pll()
374 adau->pll_regs, ARRAY_SIZE(adau->pll_regs)); in adau17x1_set_dai_pll()
1076 adau->pll_regs); in adau17x1_probe()
H A Dadau17x1.h46 uint8_t pll_regs[6]; member
/linux/Documentation/devicetree/bindings/sound/
H A Dmvebu-audio.txt15 (named "pll_regs") and the second one ("soc_ctrl") - for register
/linux/drivers/clk/sunxi-ng/
H A Dccu-sun50i-h616.c1082 static const u32 pll_regs[] = { variable
1121 for (i = 0; i < ARRAY_SIZE(pll_regs); i++) { in sun50i_h616_ccu_probe()
1122 val = readl(reg + pll_regs[i]); in sun50i_h616_ccu_probe()
1124 writel(val, reg + pll_regs[i]); in sun50i_h616_ccu_probe()
H A Dccu-sun50i-h6.c1160 static const u32 pll_regs[] = { variable
1216 for (i = 0; i < ARRAY_SIZE(pll_regs); i++) { in sun50i_h6_ccu_probe()
1217 val = readl(reg + pll_regs[i]); in sun50i_h6_ccu_probe()
1219 writel(val, reg + pll_regs[i]); in sun50i_h6_ccu_probe()
H A Dccu-sun20i-d1.c1316 static const u32 pll_regs[] = { variable
1350 for (i = 0; i < ARRAY_SIZE(pll_regs); i++) { in sun20i_d1_ccu_probe()
1351 val = readl(reg + pll_regs[i]); in sun20i_d1_ccu_probe()
1353 writel(val, reg + pll_regs[i]); in sun20i_d1_ccu_probe()
/linux/drivers/media/i2c/
H A Dar0521.c345 __be16 pll_regs[] = { in ar0521_pll_config() local
356 return ar0521_write_regs(sensor, pll_regs, ARRAY_SIZE(pll_regs)); in ar0521_pll_config()
H A Dov2659.c936 struct sensor_register pll_regs[] = { in ov2659_set_pixel_clock() local
945 return ov2659_write_array(client, pll_regs); in ov2659_set_pixel_clock()
/linux/arch/arm/boot/dts/marvell/
H A Darmada-38x.dtsi639 reg-names = "i2s_regs", "pll_regs", "soc_ctrl";