Home
last modified time | relevance | path

Searched refs:p_state_change_support (Results 1 – 13 of 13) sorted by relevance

/linux/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn201/
H A Ddcn201_clk_mgr.c78 clk_mgr->clks.p_state_change_support = true; in dcn201_init_clocks()
95 bool p_state_change_support; in dcn201_update_clocks() local
134 p_state_change_support = new_clocks->p_state_change_support || (total_plane_count == 0); in dcn201_update_clocks()
135 …should_update_pstate_support(safe_to_lower, p_state_change_support, clk_mgr_base->clks.p_state_cha… in dcn201_update_clocks()
136 clk_mgr_base->clks.prev_p_state_change_support = clk_mgr_base->clks.p_state_change_support; in dcn201_update_clocks()
137 clk_mgr_base->clks.p_state_change_support = p_state_change_support; in dcn201_update_clocks()
/linux/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn20/
H A Ddcn20_clk_mgr.c231 bool p_state_change_support; in dcn2_update_clocks() local
282 p_state_change_support = new_clocks->p_state_change_support || (total_plane_count == 0); in dcn2_update_clocks()
283 …should_update_pstate_support(safe_to_lower, p_state_change_support, clk_mgr_base->clks.p_state_cha… in dcn2_update_clocks()
284 clk_mgr_base->clks.prev_p_state_change_support = clk_mgr_base->clks.p_state_change_support; in dcn2_update_clocks()
285 clk_mgr_base->clks.p_state_change_support = p_state_change_support; in dcn2_update_clocks()
287 pp_smu->set_pstate_handshake_support(&pp_smu->pp_smu, clk_mgr_base->clks.p_state_change_support); in dcn2_update_clocks()
407 clk_mgr->clks.p_state_change_support = true; in dcn2_init_clocks()
486 else if (a->p_state_change_support != b->p_state_change_support) in dcn2_are_clock_states_equal()
/linux/drivers/gpu/drm/amd/display/dc/hwss/dcn401/
H A Ddcn401_hwseq.c83 clocks->p_state_change_support = true; in dcn401_initialize_min_clocks()
1292 bool p_state_change_support = context->bw_ctx.bw.dcn.clk.p_state_change_support; in dcn401_prepare_bandwidth() local
1296 if (p_state_change_support) { in dcn401_prepare_bandwidth()
1298 context->bw_ctx.bw.dcn.clk.p_state_change_support = false; in dcn401_prepare_bandwidth()
1339 if (p_state_change_support != context->bw_ctx.bw.dcn.clk.p_state_change_support) { in dcn401_prepare_bandwidth()
1342 context->bw_ctx.bw.dcn.clk.p_state_change_support = p_state_change_support; in dcn401_prepare_bandwidth()
1704 if ((!dc->clk_mgr->clks.p_state_change_support || in dcn401_hardware_release()
1710 dc->current_state->bw_ctx.bw.dcn.clk.p_state_change_support = true; in dcn401_hardware_release()
1715 dc->clk_mgr->clks.p_state_change_support = false; in dcn401_hardware_release()
/linux/drivers/gpu/drm/amd/display/dc/dml/dcn20/
H A Ddcn20_fpu.c1163 context->bw_ctx.bw.dcn.clk.p_state_change_support = in dcn20_calculate_dlg_params()
1170 …context->bw_ctx.bw.dcn.clk.p_state_change_support |= context->bw_ctx.bw.dcn.clk.fw_based_mclk_swit… in dcn20_calculate_dlg_params()
1213 context->bw_ctx.bw.dcn.clk.p_state_change_support = true; in dcn20_calculate_dlg_params()
1241 context->bw_ctx.bw.dcn.clk.p_state_change_support, in dcn20_calculate_dlg_params()
2103 full_pstate_supported = context->bw_ctx.bw.dcn.clk.p_state_change_support; in dcn20_validate_bandwidth_fp()
2107 context->bw_ctx.bw.dcn.clk.p_state_change_support = full_pstate_supported; in dcn20_validate_bandwidth_fp()
2116 dummy_pstate_supported = context->bw_ctx.bw.dcn.clk.p_state_change_support; in dcn20_validate_bandwidth_fp()
2119 context->bw_ctx.bw.dcn.clk.p_state_change_support = false; in dcn20_validate_bandwidth_fp()
/linux/drivers/gpu/drm/amd/display/dc/dml/dcn31/
H A Ddcn31_fpu.c561 context->bw_ctx.bw.dcn.clk.p_state_change_support = in dcn31_calculate_wm_and_dlg_fp()
571 context->bw_ctx.bw.dcn.clk.p_state_change_support = true; in dcn31_calculate_wm_and_dlg_fp()
/linux/drivers/gpu/drm/amd/display/dc/hubbub/dcn20/
H A Ddcn20_hubbub.c616 hubbub1->base.ctx->dc->clk_mgr->clks.p_state_change_support == false) in hubbub2_program_watermarks()
/linux/drivers/gpu/drm/amd/display/dc/dml2_0/dml21/
H A Ddml21_translation_helper.c845 …context->bw_ctx.bw.dcn.clk.p_state_change_support = in_ctx->v21.mode_programming.programming->uclk… in dml21_copy_clocks_to_dc_state()
979 min_clocks->p_state_change_support = true; in dml21_init_min_clocks_for_dc_state()
/linux/drivers/gpu/drm/amd/display/dc/dml2_0/
H A Ddml2_utils.c191 context->bw_ctx.bw.dcn.clk.p_state_change_support = out_clks->p_state_supported; in dml2_copy_clocks_to_dc_state()
/linux/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn42/
H A Ddcn42_clk_mgr.c521 clk_mgr->clks.p_state_change_support = true; in init_clk_states()
/linux/drivers/gpu/drm/amd/display/amdgpu_dm/
H A Damdgpu_dm_helpers.c1435 dc_state->bw_ctx.bw.dcn.clk.p_state_change_support = false; in dm_helpers_dp_handle_test_pattern_request()
/linux/drivers/gpu/drm/amd/display/dc/dml/dcn32/
H A Ddcn32_fpu.c1633 context->bw_ctx.bw.dcn.clk.p_state_change_support = in dcn32_calculate_dlg_params()
1640 …context->bw_ctx.bw.dcn.clk.p_state_change_support |= context->bw_ctx.bw.dcn.clk.fw_based_mclk_swit… in dcn32_calculate_dlg_params()
1737 context->bw_ctx.bw.dcn.clk.p_state_change_support = true; in dcn32_calculate_dlg_params()
/linux/drivers/gpu/drm/amd/display/dc/
H A Ddc.h694 bool p_state_change_support; member
/linux/drivers/gpu/drm/amd/display/dc/resource/dcn315/
H A Ddcn315_resource.c1845 return !context->bw_ctx.bw.dcn.clk.p_state_change_support; in dcn315_get_power_profile()