Home
last modified time | relevance | path

Searched refs:mstp_clks (Results 1 – 12 of 12) sorted by relevance

/linux/arch/sh/kernel/cpu/sh4a/
H A Dclock-sh7734.c124 static struct clk mstp_clks[MSTP_NR] = { variable
192 CLKDEV_DEV_ID("i2c-sh7734.0", &mstp_clks[MSTP030]),
193 CLKDEV_DEV_ID("i2c-sh7734.1", &mstp_clks[MSTP029]),
194 CLKDEV_ICK_ID("fck", "sh-sci.0", &mstp_clks[MSTP026]),
195 CLKDEV_ICK_ID("fck", "sh-sci.1", &mstp_clks[MSTP025]),
196 CLKDEV_ICK_ID("fck", "sh-sci.2", &mstp_clks[MSTP024]),
197 CLKDEV_ICK_ID("fck", "sh-sci.3", &mstp_clks[MSTP023]),
198 CLKDEV_ICK_ID("fck", "sh-sci.4", &mstp_clks[MSTP022]),
199 CLKDEV_ICK_ID("fck", "sh-sci.5", &mstp_clks[MSTP021]),
200 CLKDEV_CON_ID("hscif", &mstp_clks[MSTP019]),
[all …]
H A Dclock-sh7723.c141 static struct clk mstp_clks[] = { variable
216 CLKDEV_CON_ID("tlb0", &mstp_clks[HWBLK_TLB]),
217 CLKDEV_CON_ID("ic0", &mstp_clks[HWBLK_IC]),
218 CLKDEV_CON_ID("oc0", &mstp_clks[HWBLK_OC]),
219 CLKDEV_CON_ID("l2c0", &mstp_clks[HWBLK_L2C]),
220 CLKDEV_CON_ID("ilmem0", &mstp_clks[HWBLK_ILMEM]),
221 CLKDEV_CON_ID("fpu0", &mstp_clks[HWBLK_FPU]),
222 CLKDEV_CON_ID("intc0", &mstp_clks[HWBLK_INTC]),
223 CLKDEV_DEV_ID("sh-dma-engine.0", &mstp_clks[HWBLK_DMAC0]),
224 CLKDEV_CON_ID("sh0", &mstp_clks[HWBLK_SHYWAY]),
[all …]
H A Dclock-sh7724.c202 static struct clk mstp_clks[HWBLK_NR] = { variable
282 CLKDEV_CON_ID("tlb0", &mstp_clks[HWBLK_TLB]),
283 CLKDEV_CON_ID("ic0", &mstp_clks[HWBLK_IC]),
284 CLKDEV_CON_ID("oc0", &mstp_clks[HWBLK_OC]),
285 CLKDEV_CON_ID("rs0", &mstp_clks[HWBLK_RSMEM]),
286 CLKDEV_CON_ID("ilmem0", &mstp_clks[HWBLK_ILMEM]),
287 CLKDEV_CON_ID("l2c0", &mstp_clks[HWBLK_L2C]),
288 CLKDEV_CON_ID("fpu0", &mstp_clks[HWBLK_FPU]),
289 CLKDEV_CON_ID("intc0", &mstp_clks[HWBLK_INTC]),
290 CLKDEV_DEV_ID("sh-dma-engine.0", &mstp_clks[HWBLK_DMAC0]),
[all …]
H A Dclock-sh7343.c138 static struct clk mstp_clks[MSTP_NR] = { variable
206 CLKDEV_CON_ID("tlb0", &mstp_clks[MSTP031]),
207 CLKDEV_CON_ID("ic0", &mstp_clks[MSTP030]),
208 CLKDEV_CON_ID("oc0", &mstp_clks[MSTP029]),
209 CLKDEV_CON_ID("uram0", &mstp_clks[MSTP028]),
210 CLKDEV_CON_ID("xymem0", &mstp_clks[MSTP026]),
211 CLKDEV_CON_ID("intc3", &mstp_clks[MSTP023]),
212 CLKDEV_CON_ID("intc0", &mstp_clks[MSTP022]),
213 CLKDEV_CON_ID("dmac0", &mstp_clks[MSTP021]),
214 CLKDEV_CON_ID("sh0", &mstp_clks[MSTP020]),
[all …]
H A Dclock-sh7366.c140 static struct clk mstp_clks[MSTP_NR] = { variable
204 CLKDEV_CON_ID("tlb0", &mstp_clks[MSTP031]),
205 CLKDEV_CON_ID("ic0", &mstp_clks[MSTP030]),
206 CLKDEV_CON_ID("oc0", &mstp_clks[MSTP029]),
207 CLKDEV_CON_ID("rsmem0", &mstp_clks[MSTP028]),
208 CLKDEV_CON_ID("xymem0", &mstp_clks[MSTP026]),
209 CLKDEV_CON_ID("intc3", &mstp_clks[MSTP023]),
210 CLKDEV_CON_ID("intc0", &mstp_clks[MSTP022]),
211 CLKDEV_CON_ID("dmac0", &mstp_clks[MSTP021]),
212 CLKDEV_CON_ID("sh0", &mstp_clks[MSTP020]),
[all …]
H A Dclock-sh7786.c90 static struct clk mstp_clks[MSTP_NR] = { variable
139 CLKDEV_ICK_ID("fck", "sh-sci.5", &mstp_clks[MSTP029]),
140 CLKDEV_ICK_ID("fck", "sh-sci.4", &mstp_clks[MSTP028]),
141 CLKDEV_ICK_ID("fck", "sh-sci.3", &mstp_clks[MSTP027]),
142 CLKDEV_ICK_ID("fck", "sh-sci.2", &mstp_clks[MSTP026]),
143 CLKDEV_ICK_ID("fck", "sh-sci.1", &mstp_clks[MSTP025]),
144 CLKDEV_ICK_ID("fck", "sh-sci.0", &mstp_clks[MSTP024]),
146 CLKDEV_CON_ID("ssi3_fck", &mstp_clks[MSTP023]),
147 CLKDEV_CON_ID("ssi2_fck", &mstp_clks[MSTP022]),
148 CLKDEV_CON_ID("ssi1_fck", &mstp_clks[MSTP021]),
[all …]
H A Dclock-sh7757.c83 static struct clk mstp_clks[MSTP_NR] = { variable
113 CLKDEV_DEV_ID("sh_mobile_sdhi.0", &mstp_clks[MSTP004]),
114 CLKDEV_CON_ID("riic0", &mstp_clks[MSTP000]),
115 CLKDEV_CON_ID("riic1", &mstp_clks[MSTP000]),
116 CLKDEV_CON_ID("riic2", &mstp_clks[MSTP000]),
117 CLKDEV_CON_ID("riic3", &mstp_clks[MSTP000]),
118 CLKDEV_CON_ID("riic4", &mstp_clks[MSTP000]),
119 CLKDEV_CON_ID("riic5", &mstp_clks[MSTP000]),
120 CLKDEV_CON_ID("riic6", &mstp_clks[MSTP000]),
121 CLKDEV_CON_ID("riic7", &mstp_clks[MSTP000]),
[all …]
H A Dclock-sh7785.c89 static struct clk mstp_clks[MSTP_NR] = { variable
132 CLKDEV_ICK_ID("fck", "sh-sci.5", &mstp_clks[MSTP029]),
133 CLKDEV_ICK_ID("fck", "sh-sci.4", &mstp_clks[MSTP028]),
134 CLKDEV_ICK_ID("fck", "sh-sci.3", &mstp_clks[MSTP027]),
135 CLKDEV_ICK_ID("fck", "sh-sci.2", &mstp_clks[MSTP026]),
136 CLKDEV_ICK_ID("fck", "sh-sci.1", &mstp_clks[MSTP025]),
137 CLKDEV_ICK_ID("fck", "sh-sci.0", &mstp_clks[MSTP024]),
139 CLKDEV_CON_ID("ssi1_fck", &mstp_clks[MSTP021]),
140 CLKDEV_CON_ID("ssi0_fck", &mstp_clks[MSTP020]),
141 CLKDEV_CON_ID("hac1_fck", &mstp_clks[MSTP017]),
[all …]
H A Dclock-sh7722.c141 static struct clk mstp_clks[HWBLK_NR] = { variable
191 CLKDEV_CON_ID("uram0", &mstp_clks[HWBLK_URAM]),
192 CLKDEV_CON_ID("xymem0", &mstp_clks[HWBLK_XYMEM]),
194 CLKDEV_ICK_ID("fck", "sh-tmu.0", &mstp_clks[HWBLK_TMU]),
196 CLKDEV_ICK_ID("fck", "sh-cmt-32.0", &mstp_clks[HWBLK_CMT]),
197 CLKDEV_DEV_ID("sh-wdt.0", &mstp_clks[HWBLK_RWDT]),
198 CLKDEV_CON_ID("flctl0", &mstp_clks[HWBLK_FLCTL]),
200 CLKDEV_DEV_ID("sh-sci.0", &mstp_clks[HWBLK_SCIF0]),
201 CLKDEV_DEV_ID("sh-sci.1", &mstp_clks[HWBLK_SCIF1]),
202 CLKDEV_DEV_ID("sh-sci.2", &mstp_clks[HWBLK_SCIF2]),
[all …]
H A Dclock-shx3.c81 static struct clk mstp_clks[MSTP_NR] = { variable
114 CLKDEV_ICK_ID("fck", "sh-sci.3", &mstp_clks[MSTP027]),
115 CLKDEV_ICK_ID("fck", "sh-sci.2", &mstp_clks[MSTP026]),
116 CLKDEV_ICK_ID("fck", "sh-sci.1", &mstp_clks[MSTP025]),
117 CLKDEV_ICK_ID("fck", "sh-sci.0", &mstp_clks[MSTP024]),
119 CLKDEV_CON_ID("h8ex_fck", &mstp_clks[MSTP003]),
120 CLKDEV_CON_ID("csm_fck", &mstp_clks[MSTP002]),
121 CLKDEV_CON_ID("fe1_fck", &mstp_clks[MSTP001]),
122 CLKDEV_CON_ID("fe0_fck", &mstp_clks[MSTP000]),
124 CLKDEV_ICK_ID("fck", "sh-tmu.0", &mstp_clks[MSTP008]),
[all …]
/linux/arch/sh/kernel/cpu/sh2a/
H A Dclock-sh7264.c92 static struct clk mstp_clks[MSTP_NR] = { variable
115 CLKDEV_ICK_ID("fck", "sh-sci.0", &mstp_clks[MSTP77]),
116 CLKDEV_ICK_ID("fck", "sh-sci.1", &mstp_clks[MSTP77]),
117 CLKDEV_ICK_ID("fck", "sh-sci.2", &mstp_clks[MSTP77]),
118 CLKDEV_ICK_ID("fck", "sh-sci.3", &mstp_clks[MSTP77]),
119 CLKDEV_ICK_ID("fck", "sh-sci.4", &mstp_clks[MSTP77]),
120 CLKDEV_ICK_ID("fck", "sh-sci.5", &mstp_clks[MSTP77]),
121 CLKDEV_ICK_ID("fck", "sh-sci.6", &mstp_clks[MSTP77]),
122 CLKDEV_ICK_ID("fck", "sh-sci.7", &mstp_clks[MSTP77]),
123 CLKDEV_CON_ID("vdc3", &mstp_clks[MSTP74]),
[all …]
H A Dclock-sh7269.c122 static struct clk mstp_clks[MSTP_NR] = { variable
150 CLKDEV_ICK_ID("fck", "sh-sci.0", &mstp_clks[MSTP47]),
151 CLKDEV_ICK_ID("fck", "sh-sci.1", &mstp_clks[MSTP46]),
152 CLKDEV_ICK_ID("fck", "sh-sci.2", &mstp_clks[MSTP45]),
153 CLKDEV_ICK_ID("fck", "sh-sci.3", &mstp_clks[MSTP44]),
154 CLKDEV_ICK_ID("fck", "sh-sci.4", &mstp_clks[MSTP43]),
155 CLKDEV_ICK_ID("fck", "sh-sci.5", &mstp_clks[MSTP42]),
156 CLKDEV_ICK_ID("fck", "sh-sci.6", &mstp_clks[MSTP41]),
157 CLKDEV_ICK_ID("fck", "sh-sci.7", &mstp_clks[MSTP40]),
158 CLKDEV_ICK_ID("fck", "sh-cmt-16.0", &mstp_clks[MSTP72]),
[all …]