| /linux/rust/syn/ |
| H A D | meta.rs | 134 pub fn parser(logic: impl FnMut(ParseNestedMeta) -> Result<()>) -> impl Parser<Output = ()> { in parser()
139 parse_nested_meta(input, logic) in parser()
275 logic: impl FnMut(ParseNestedMeta) -> Result<()>, in parse_nested_meta()
279 parse_nested_meta(&content, logic) in parse_nested_meta()
389 mut logic: impl FnMut(ParseNestedMeta) -> Result<()>, in parse_nested_meta()
393 logic(ParseNestedMeta { path, input })?; in parse_nested_meta()
|
| H A D | attr.rs | 395 logic: impl FnMut(ParseNestedMeta) -> Result<()>, in parse_nested_meta()
397 self.parse_args_with(meta::parser(logic)) in parse_nested_meta()
589 logic: impl FnMut(ParseNestedMeta) -> Result<()>, in parse_nested_meta()
591 self.parse_args_with(meta::parser(logic)) in parse_nested_meta()
|
| /linux/Documentation/dev-tools/ |
| H A D | gpio-sloppy-logic-analyzer.rst | 4 Linux Kernel GPIO based sloppy logic analyzer
13 logic analyzer running on an isolated CPU.
15 The sloppy logic analyzer will utilize a few GPIO lines in input mode on a
20 common logic analyzer.
41 sloppy logic analyzer does not interfere with your other settings.
48 compatible = "gpio-sloppy-logic-analyzer";
60 The logic analyzer is configurable via files in debugfs. However, it is
62 ``tools/gpio/gpio-sloppy-logic-analyzer``. Besides checking parameters more
79 gpio-sloppy-logic-analyzer -s 1500000 -t 1H+2F -d 15000
90 which may be consumed by other software. The filename is the logic analyzer
|
| /linux/arch/arm/boot/dts/arm/ |
| H A D | vexpress-v2p-ca9.dts | 218 /* Test Chip internal logic voltage */
227 /* PL310, L2 cache, RAM cell supply (not PL310 logic) */
236 /* Cortex-A9 system supply, Cores, MPEs, SCU and PL310 logic */
263 /* Local board supply for miscellaneous logic external to the Test Chip */
272 /* PL310, L2 cache, RAM cell supply (not PL310 logic) */
279 /* Cortex-A9 system supply, Cores, MPEs, SCU and PL310 logic */
286 /* PL310, L2 cache, RAM cell supply (not PL310 logic) */
293 /* Cortex-A9 system supply, Cores, MPEs, SCU and PL310 logic */
|
| /linux/Documentation/trace/rv/ |
| H A D | linear_temporal_logic.rst | 1 Linear temporal logic
18 Thus, RV monitors based on linear temporal logic (LTL) are introduced. This type
57 Example linear temporal logic
115 One book covering model checking and linear temporal logic is::
120 For an example of using linear temporal logic in software testing, see::
123 2022. Linear-time temporal logic guided greybox fuzzing. In Proceedings of the
|
| /linux/Documentation/driver-api/media/ |
| H A D | dtv-core.rst | 10 implement the digital demux logic (either in software or in hardware);
14 - A tuner driver that implements the logic which commands the part of
19 - A demodulator driver (a.k.a "demod") that implements the logic which
|
| /linux/Documentation/misc-devices/ |
| H A D | bh1770glc.rst | 22 interface and interrupt logic. In principle they can run on their own,
25 ALS produces 16 bit lux values. The chip contains interrupt logic to produce
57 Uses counting logic
110 Uses counting logic
|
| H A D | apds990x.rst | 55 RW - enable / disable chip. Uses counting logic
109 RW - enable / disable proximity - uses counting logic
|
| /linux/Documentation/driver-api/media/drivers/ |
| H A D | pvrusb2.rst | 76 pvrusb2-audio.[ch] - This is glue logic that resides between this
101 pvrusb2-eeprom.[ch] - This is glue logic that resides between this
107 device. It is a crude echo of corresponding logic in ivtv,
125 pvrusb2-hdw.c - This module implements all the various bits of logic
130 pvrusb2-i2c-chips-\*.c - These modules implement the glue logic to
134 implement just the logic that makes sense for a pure V4L
156 glue logic which is coordinated by pvrusb2-hdw, doled out by
180 pvrusb2-tuner.[ch] - This is glue logic that resides between this
194 pvrusb2-video-\*.[ch] - This is glue logic that resides between this
|
| /linux/Documentation/devicetree/bindings/usb/ |
| H A D | dwc3-st.txt | 1 ST DWC3 glue logic
4 This driver controls the glue logic used to configure the dwc3 core on
9 - reg : glue logic base address and USB syscfg ctrl register offset
|
| /linux/Documentation/watchdog/ |
| H A D | mlx-wdt.rst | 11 Mellanox watchdog device is implemented in a programmable logic device.
36 with new programmer logic device.
66 Programmable logic device registers have little-endian order.
|
| /linux/drivers/firmware/arm_scmi/vendors/imx/ |
| H A D | Kconfig | 9 This enables i.MX System BBM control logic which supports RTC
45 This enables i.MX System MISC control logic such as gpio expander
|
| /linux/Documentation/networking/dsa/ |
| H A D | bcm_sf2.rst | 84 hardware contains logic which will assert/de-assert link states accordingly for
101 - disabling packet processing logic
105 - turning off RGMII data processing logic when the link goes down
111 MAC controller wake-on logic. Whenever Wake-on-LAN is requested, an intersection
|
| /linux/Documentation/peci/ |
| H A D | peci.rst | 32 value is logic '0' or logic '1'. PECI Wire also includes variable data
|
| /linux/Documentation/driver-api/gpio/ |
| H A D | intro.rst | 27 several dozen of them. Programmable logic devices (like FPGAs) can easily
44 input de-glitch/debounce logic, sometimes with software controls.
87 logic (low=true) perspective this is a "wire-OR".
103 The same logic can be applied to emulate open source signaling, by driving the
|
| /linux/Documentation/networking/device_drivers/ethernet/altera/ |
| H A D | altera_tse.rst | 39 developer wishes to support their own soft DMA logic and driver support. Any
85 interrupt is driven by the transmit DMA logic. The driver handles the transmit
91 The driver will post receive buffers to the receive DMA logic during driver
93 underlying DMA logic (MSGDMA is able queue receive buffers, SGDMA is not able
94 to queue receive buffers to the SGDMA receive logic). When a packet is
95 received, the DMA logic generates an interrupt. The driver handles a receive
96 interrupt by obtaining the DMA receive logic status, reaping receive
|
| /linux/drivers/net/ethernet/mellanox/mlxfw/ |
| H A D | Kconfig | 10 flashing common logic.
|
| /linux/Documentation/power/ |
| H A D | suspend-and-interrupts.rst | 65 That may involve turning on a special signal handling logic within the platform
76 those purposes. Namely, enable_irq_wake() turns on the platform's logic for
78 turns that logic off.
111 any special interrupt handling logic for it to work.
|
| /linux/Documentation/target/ |
| H A D | tcm_mod_builder.rst | 17 1) Generate new API callers for drivers/target/target_core_fabric_configs.c logic
25 using drivers/target/target_core_fabric_lib.c logic.
26 4) NOP API calls for all other Data I/O path and fabric dependent attribute logic
|
| /linux/Documentation/devicetree/bindings/clock/ |
| H A D | nvidia,tegra124-dfll.txt | 17 - registers for the DFLL control logic.
18 - registers for the I2C output logic.
25 - soc: Clock source for the DFLL control logic.
|
| H A D | marvell,pxa910.txt | 12 region. There are 4 places in SOC has clock control logic:
|
| /linux/drivers/dma/dw-edma/ |
| H A D | Kconfig | 18 Provides a glue-logic between the Synopsys DesignWare
|
| /linux/drivers/nfc/st21nfca/ |
| H A D | Kconfig | 7 HCI logic and hooks into the NFC kernel APIs. Physical layers will
|
| /linux/Documentation/ABI/testing/ |
| H A D | sysfs-devices-system-xen_cpu | 20 logic restrictions and assumptions.
|
| /linux/Documentation/devicetree/bindings/pwm/ |
| H A D | nxp,pca9685-pwm.txt | 12 - invert (bool): boolean to enable inverted logic
|