Home
last modified time | relevance | path

Searched refs:ldlat (Results 1 – 11 of 11) sorted by relevance

/linux/tools/perf/tests/shell/
H A Dtest_data_symbol.sh68 ldlat=${BASH_REMATCH[1]}
69 if [[ -n $ldlat ]]; then
70 if ! [[ "$ldlat" =~ ldlat=0 ]]; then
76 if ! [[ "$mem_events" =~ ^mem-ldst.*ibs_op/ldlat=150/.*available ]]; then
/linux/tools/perf/Documentation/
H A Dperf-c2c.txt56 --ldlat::
61 - /sys/bus/event_source/devices/ibs_op/caps/ldlat file contains '1'.
170 | Intel | Default | -e ldlat-loads | cpu/mem-loads,ldlat=30/P |
171 | | | -e ldlat-stores | cpu/mem-stores/P |
173 | | Load only | -e ldlat-loads | cpu/mem-loads,ldlat=30/P |
175 | | Store only | -e ldlat-stores | cpu/mem-stores/P |
177 | Intel | Default | -e ldlat-loads | {cpu/mem-loads-aux/,cpu/mem-loads,ldlat
[all...]
H A Dperf-mem.txt71 --ldlat <n>::
76 - /sys/bus/event_source/devices/ibs_op/caps/ldlat file contains '1'.
H A Dperf-amd-ibs.txt99 # perf record -e ibs_op/ldlat=128/ -c 100000 -a
/linux/tools/perf/util/
H A Damd-sample-raw.c123 char ldlat[sizeof(" LdLatThrsh __ LdLatEn _")] = ""; in pr_ibs_op_data2_extended()
129 snprintf(ldlat, sizeof(ldlat), " LdLatThrsh %2d LdLatEn %d", in pr_ibs_op_data2_extended()
136 reg.cnt_ctl ? "uOps" : "cycles", reg.opcurcnt, ldlat);
444 if (perf_env__find_pmu_cap(env, "ibs_op", "ldlat"))
83 char ldlat[sizeof(" LdLatThrsh __ LdLatEn _")] = ""; pr_ibs_op_ctl() local
H A Dmem-events.h10 bool ldlat; member
H A Dmem-events.c23 #define E(t, n, s, l, a) { .tag = t, .name = n, .event_name = s, .ldlat = l, .aux_event = a }
94 if (e->ldlat) { in perf_pmu__mem_events_name()
/linux/tools/perf/arch/powerpc/util/
H A Dmem-events.c6 #define E(t, n, s, l, a) { .tag = t, .name = n, .event_name = s, .ldlat = l, .aux_event = a }
/linux/tools/perf/arch/arm64/util/
H A Dmem-events.c6 #define E(t, n, s, l, a) { .tag = t, .name = n, .event_name = s, .ldlat = l, .aux_event = a }
/linux/tools/perf/arch/x86/util/
H A Dmem-events.c10 #define E(t, n, s, l, a) { .tag = t, .name = n, .event_name = s, .ldlat = l, .aux_event = a }
/linux/arch/x86/events/intel/
H A Dcore.c541 EVENT_ATTR_STR(mem-loads, mem_ld_nhm, "event=0x0b,umask=0x10,ldlat=3");
542 EVENT_ATTR_STR(mem-loads, mem_ld_snb, "event=0xcd,umask=0x1,ldlat=3");
2648 EVENT_ATTR_STR(mem-loads, mem_ld_grt, "event=0xd0,umask=0x5,ldlat=3");
6606 PMU_FORMAT_ATTR(ldlat, "config1:0-15");
7002 EVENT_ATTR_STR(mem-loads, mem_ld_hsw, "event=0xcd,umask=0x1,ldlat=3");
7477 EVENT_ATTR_STR_HYBRID(mem-loads, mem_ld_adl, "event=0xd0,umask=0x5,ldlat=3;event=0xcd,umask=0x1,ldlat=3", hybrid_big_small);
7496 "event=0xd0,umask=0x5,ldlat=3;event=0xcd,umask=0x1,ldlat=3;event=0xd0,umask=0x5,ldlat
[all...]