Home
last modified time | relevance | path

Searched refs:gfx_table (Results 1 – 11 of 11) sorted by relevance

/linux/drivers/gpu/drm/amd/pm/powerplay/hwmgr/
H A Dvega20_hwmgr.c600 dpm_table = &(data->dpm_table.gfx_table); in vega20_setup_gfxclk_dpm_table()
666 dpm_table = &(data->dpm_table.gfx_table); in vega20_setup_default_dpm_tables()
1481 &(data->dpm_table.gfx_table); in vega20_get_sclk_od()
1483 &(data->golden_dpm_table.gfx_table); in vega20_get_sclk_od()
1500 &(data->golden_dpm_table.gfx_table); in vega20_set_sclk_od()
1571 struct vega20_single_dpm_table *gfx_table = &(data->dpm_table.gfx_table); in vega20_populate_umdpstate_clocks() local
1574 if (gfx_table->count > VEGA20_UMD_PSTATE_GFXCLK_LEVEL && in vega20_populate_umdpstate_clocks()
1576 hwmgr->pstate_sclk = gfx_table->dpm_levels[VEGA20_UMD_PSTATE_GFXCLK_LEVEL].value; in vega20_populate_umdpstate_clocks()
1579 hwmgr->pstate_sclk = gfx_table->dpm_levels[0].value; in vega20_populate_umdpstate_clocks()
1583 hwmgr->pstate_sclk_peak = gfx_table->dpm_levels[gfx_table->count - 1].value; in vega20_populate_umdpstate_clocks()
[all …]
H A Dvega12_hwmgr.c667 dpm_table = &(data->dpm_table.gfx_table); in vega12_setup_default_dpm_tables()
788 struct vega12_single_dpm_table *dpm_table = &(data->dpm_table.gfx_table);
1041 struct vega12_single_dpm_table *gfx_dpm_table = &(data->dpm_table.gfx_table); in vega12_populate_umdpstate_clocks()
1166 min_freq = data->dpm_table.gfx_table.dpm_state.soft_min_level; in vega12_upload_dpm_min_level()
1257 max_freq = data->dpm_table.gfx_table.dpm_state.soft_max_level; in vega12_upload_dpm_max_level()
1661 soft_level = vega12_find_highest_dpm_level(&(data->dpm_table.gfx_table)); in vega12_force_dpm_highest()
1663 data->dpm_table.gfx_table.dpm_state.soft_min_level = in vega12_force_dpm_highest()
1664 data->dpm_table.gfx_table.dpm_state.soft_max_level = in vega12_force_dpm_highest()
1665 data->dpm_table.gfx_table.dpm_levels[soft_level].value; in vega12_force_dpm_highest()
1690 soft_level = vega12_find_lowest_dpm_level(&(data->dpm_table.gfx_table)); in vega12_force_dpm_lowest()
[all …]
H A Dvega12_hwmgr.h126 struct vega12_single_dpm_table gfx_table; member
H A Dvega10_hwmgr.h148 struct vega10_single_dpm_table gfx_table; member
H A Dvega20_hwmgr.h179 struct vega20_single_dpm_table gfx_table; member
/linux/drivers/gpu/drm/amd/pm/swsmu/smu15/
H A Dsmu_v15_0_8_ppt.c726 single_dpm_table = &dpm_context->dpm_tables.gfx_table; in smu_v15_0_8_emit_clk_levels()
790 dpm_table = &dpm_context->dpm_tables.gfx_table; in smu_v15_0_8_get_dpm_ultimate_freq()
880 dpm_table = &dpm_context->dpm_tables.gfx_table; in smu_v15_0_8_set_dpm_table()
1917 struct smu_dpm_table *gfx_table = &dpm_context->dpm_tables.gfx_table; in smu_v15_0_8_populate_umd_state_clk() local
1921 pstate_table->gfxclk_pstate.curr.min = SMU_DPM_TABLE_MIN(gfx_table); in smu_v15_0_8_populate_umd_state_clk()
1922 pstate_table->gfxclk_pstate.curr.max = SMU_DPM_TABLE_MAX(gfx_table); in smu_v15_0_8_populate_umd_state_clk()
1951 struct smu_dpm_table *gfx_table = &dpm_context->dpm_tables.gfx_table; in smu_v15_0_8_set_performance_level() local
1964 if ((SMU_DPM_TABLE_MIN(gfx_table) != in smu_v15_0_8_set_performance_level()
1966 (SMU_DPM_TABLE_MAX(gfx_table) != in smu_v15_0_8_set_performance_level()
1969 smu, SMU_DPM_TABLE_MIN(gfx_table), in smu_v15_0_8_set_performance_level()
[all …]
/linux/drivers/gpu/drm/amd/pm/swsmu/smu13/
H A Daldebaran_ppt.h61 struct aldebaran_single_dpm_table gfx_table; member
H A Dsmu_v13_0_7_ppt.c615 dpm_table = &dpm_context->dpm_tables.gfx_table; in smu_v13_0_7_set_default_dpm_table()
887 dpm_table = &dpm_context->dpm_tables.gfx_table; in smu_v13_0_7_get_dpm_ultimate_freq()
1233 single_dpm_table = &(dpm_context->dpm_tables.gfx_table); in smu_v13_0_7_emit_clk_levels()
1969 single_dpm_table = &(dpm_context->dpm_tables.gfx_table); in smu_v13_0_7_force_clk_levels()
2273 struct smu_dpm_table *gfx_table = &dpm_context->dpm_tables.gfx_table; in smu_v13_0_7_populate_umd_state_clk() local
2286 pstate_table->gfxclk_pstate.min = SMU_DPM_TABLE_MIN(gfx_table); in smu_v13_0_7_populate_umd_state_clk()
2288 (driver_clocks.GameClockAc < SMU_DPM_TABLE_MAX(gfx_table))) in smu_v13_0_7_populate_umd_state_clk()
2291 pstate_table->gfxclk_pstate.peak = SMU_DPM_TABLE_MAX(gfx_table); in smu_v13_0_7_populate_umd_state_clk()
2309 driver_clocks.BaseClockAc < SMU_DPM_TABLE_MAX(gfx_table)) in smu_v13_0_7_populate_umd_state_clk()
2313 SMU_DPM_TABLE_MAX(gfx_table); in smu_v13_0_7_populate_umd_state_clk()
H A Dsmu_v13_0_0_ppt.c587 dpm_table = &dpm_context->dpm_tables.gfx_table; in smu_v13_0_0_set_default_dpm_table()
877 dpm_table = &dpm_context->dpm_tables.gfx_table; in smu_v13_0_0_get_dpm_ultimate_freq()
1223 single_dpm_table = &(dpm_context->dpm_tables.gfx_table); in smu_v13_0_0_emit_clk_levels()
1959 single_dpm_table = &(dpm_context->dpm_tables.gfx_table); in smu_v13_0_0_force_clk_levels()
2271 struct smu_dpm_table *gfx_table = &dpm_context->dpm_tables.gfx_table; in smu_v13_0_0_populate_umd_state_clk() local
2284 pstate_table->gfxclk_pstate.min = SMU_DPM_TABLE_MIN(gfx_table); in smu_v13_0_0_populate_umd_state_clk()
2286 (driver_clocks.GameClockAc < SMU_DPM_TABLE_MAX(gfx_table))) in smu_v13_0_0_populate_umd_state_clk()
2289 pstate_table->gfxclk_pstate.peak = SMU_DPM_TABLE_MAX(gfx_table); in smu_v13_0_0_populate_umd_state_clk()
2307 driver_clocks.BaseClockAc < SMU_DPM_TABLE_MAX(gfx_table)) in smu_v13_0_0_populate_umd_state_clk()
2311 SMU_DPM_TABLE_MAX(gfx_table); in smu_v13_0_0_populate_umd_state_clk()
/linux/drivers/gpu/drm/amd/pm/swsmu/smu11/
H A Darcturus_ppt.h61 struct arcturus_single_dpm_table gfx_table; member
/linux/drivers/gpu/drm/amd/pm/swsmu/smu14/
H A Dsmu_v14_0_2_ppt.c490 dpm_table = &dpm_context->dpm_tables.gfx_table; in smu_v14_0_2_set_default_dpm_table()
768 dpm_table = &dpm_context->dpm_tables.gfx_table; in smu_v14_0_2_get_dpm_ultimate_freq()
1061 single_dpm_table = &(dpm_context->dpm_tables.gfx_table); in smu_v14_0_2_emit_clk_levels()
1348 single_dpm_table = &(dpm_context->dpm_tables.gfx_table); in smu_v14_0_2_force_clk_levels()
1536 struct smu_dpm_table *gfx_table = &dpm_context->dpm_tables.gfx_table; in smu_v14_0_2_populate_umd_state_clk()
1549 pstate_table->gfxclk_pstate.min = SMU_DPM_TABLE_MIN(gfx_table); in smu_v14_0_2_populate_umd_state_clk()
1551 (driver_clocks.GameClockAc < SMU_DPM_TABLE_MAX(gfx_table))) in smu_v14_0_2_populate_umd_state_clk()
1554 pstate_table->gfxclk_pstate.peak = SMU_DPM_TABLE_MAX(gfx_table); in smu_v14_0_2_populate_umd_state_clk()
1572 driver_clocks.BaseClockAc < SMU_DPM_TABLE_MAX(gfx_table)) in smu_v14_0_2_get_unique_id()
1513 struct smu_dpm_table *gfx_table = &dpm_context->dpm_tables.gfx_table; smu_v14_0_2_populate_umd_state_clk() local
[all...]