Home
last modified time | relevance | path

Searched refs:enable_value (Results 1 – 20 of 20) sorted by relevance

/linux/drivers/gpu/drm/amd/display/dc/irq/dce80/
H A Dirq_service_dce80.c69 .enable_value = {\
84 .enable_value = {\
99 .enable_value = {\
114 .enable_value = {\
130 .enable_value = {\
/linux/drivers/gpu/drm/amd/display/dc/irq/dce60/
H A Dirq_service_dce60.c78 .enable_value = {\
93 .enable_value = {\
108 .enable_value = {\
123 .enable_value = {\
139 .enable_value = {\
/linux/drivers/gpu/drm/amd/display/dc/irq/dce110/
H A Dirq_service_dce110.c93 .enable_value = {\
108 .enable_value = {\
122 .enable_value = {\
137 .enable_value = {\
153 .enable_value = {\
/linux/drivers/mmc/host/
H A Dsdhci-of-aspeed.c58 u8 enable_value; member
135 reg |= desc->enable_value << __ffs(desc->enable_mask); in aspeed_sdc_set_phase_tap()
472 .enable_value = 1,
477 .enable_value = 3,
485 .enable_value = 1,
490 .enable_value = 3,
/linux/drivers/gpu/drm/amd/display/dc/irq/dcn351/
H A Dirq_service_dcn351.c163 REG_STRUCT[base + reg_num].enable_value[0] = \
165 REG_STRUCT[base + reg_num].enable_value[1] = \
177 REG_STRUCT[base].enable_value[0] = \
179 REG_STRUCT[base].enable_value[1] = \
/linux/drivers/gpu/drm/amd/display/dc/irq/dcn36/
H A Dirq_service_dcn36.c162 REG_STRUCT[base + reg_num].enable_value[0] = \
164 REG_STRUCT[base + reg_num].enable_value[1] = \
176 REG_STRUCT[base].enable_value[0] = \
178 REG_STRUCT[base].enable_value[1] = \
/linux/drivers/gpu/drm/amd/display/dc/irq/dcn35/
H A Dirq_service_dcn35.c184 REG_STRUCT[base + reg_num].enable_value[0] = \
186 REG_STRUCT[base + reg_num].enable_value[1] = \
198 REG_STRUCT[base].enable_value[0] = \
200 REG_STRUCT[base].enable_value[1] = \
/linux/drivers/gpu/drm/amd/display/dc/irq/dcn302/
H A Dirq_service_dcn302.c181 .enable_value = {\
200 .enable_value = {\
/linux/drivers/gpu/drm/amd/display/dc/irq/dcn21/
H A Dirq_service_dcn21.c190 .enable_value = {\
204 .enable_value = {\
/linux/drivers/gpu/drm/amd/display/dc/irq/dcn30/
H A Dirq_service_dcn30.c197 .enable_value = {\
211 .enable_value = {\
/linux/drivers/gpu/drm/amd/display/dc/irq/dcn315/
H A Dirq_service_dcn315.c192 .enable_value = {\
206 .enable_value = {\
/linux/drivers/gpu/drm/amd/display/dc/irq/dcn31/
H A Dirq_service_dcn31.c185 .enable_value = {\
199 .enable_value = {\
/linux/drivers/gpu/drm/amd/display/dc/irq/dcn314/
H A Dirq_service_dcn314.c187 .enable_value = {\
201 .enable_value = {\
/linux/drivers/gpu/drm/amd/display/dc/irq/dcn401/
H A Dirq_service_dcn401.c176 .enable_value = {\
190 .enable_value = {\
/linux/drivers/gpu/drm/amd/display/dc/irq/dcn32/
H A Dirq_service_dcn32.c196 .enable_value = {\
210 .enable_value = {\
/linux/drivers/gpu/drm/amd/display/dc/irq/dce120/
H A Dirq_service_dce120.c80 .enable_value = {\
/linux/drivers/gpu/drm/amd/display/dc/irq/dcn303/
H A Dirq_service_dcn303.c124 .enable_value = {\
/linux/drivers/gpu/drm/amd/display/dc/irq/dcn201/
H A Dirq_service_dcn201.c129 .enable_value = {\
/linux/drivers/gpu/drm/amd/display/dc/irq/dcn20/
H A Dirq_service_dcn20.c180 .enable_value = {\
/linux/drivers/gpu/drm/amd/display/dc/irq/dcn10/
H A Dirq_service_dcn10.c177 .enable_value = {\