| /linux/drivers/gpu/drm/amd/pm/powerplay/hwmgr/ |
| H A D | vega12_hwmgr.c | 611 struct vega12_single_dpm_table *dpm_table, PPCLK_e clk_id) in vega12_setup_single_dpm_table() argument
621 dpm_table->count = num_of_levels; in vega12_setup_single_dpm_table()
628 dpm_table->dpm_levels[i].value = clk; in vega12_setup_single_dpm_table()
629 dpm_table->dpm_levels[i].enabled = true; in vega12_setup_single_dpm_table()
648 struct vega12_single_dpm_table *dpm_table; in vega12_setup_default_dpm_tables() local
651 memset(&data->dpm_table, 0, sizeof(data->dpm_table)); in vega12_setup_default_dpm_tables()
654 dpm_table = &(data->dpm_table.soc_table); in vega12_setup_default_dpm_tables()
656 ret = vega12_setup_single_dpm_table(hwmgr, dpm_table, PPCLK_SOCCL in vega12_setup_default_dpm_tables()
1861 struct vega12_single_dpm_table *dpm_table; vega12_get_sclks() local
1894 struct vega12_single_dpm_table *dpm_table; vega12_get_memclocks() local
1921 struct vega12_single_dpm_table *dpm_table; vega12_get_dcefclocks() local
1949 struct vega12_single_dpm_table *dpm_table; vega12_get_socclocks() local
2379 struct vega12_single_dpm_table *dpm_table; vega12_apply_clocks_adjust_rules() local
2537 vega12_set_uclk_to_highest_dpm_level(struct pp_hwmgr * hwmgr,struct vega12_single_dpm_table * dpm_table) vega12_set_uclk_to_highest_dpm_level() argument
[all...] |
| H A D | vega20_hwmgr.c | 569 struct vega20_single_dpm_table *dpm_table, PPCLK_e clk_id) in vega20_setup_single_dpm_table() argument
579 dpm_table->count = num_of_levels; in vega20_setup_single_dpm_table()
586 dpm_table->dpm_levels[i].value = clk; in vega20_setup_single_dpm_table()
587 dpm_table->dpm_levels[i].enabled = true; in vega20_setup_single_dpm_table()
597 struct vega20_single_dpm_table *dpm_table; in vega20_setup_gfxclk_dpm_table() local
600 dpm_table = &(data->dpm_table.gfx_table); in vega20_setup_gfxclk_dpm_table()
602 ret = vega20_setup_single_dpm_table(hwmgr, dpm_table, PPCLK_GFXCLK); in vega20_setup_gfxclk_dpm_table()
607 dpm_table->count = 1; in vega20_setup_gfxclk_dpm_table()
608 dpm_table in vega20_setup_gfxclk_dpm_table()
618 struct vega20_single_dpm_table *dpm_table; vega20_setup_memclk_dpm_table() local
647 struct vega20_single_dpm_table *dpm_table; vega20_setup_default_dpm_tables() local
2352 struct vega20_single_dpm_table *dpm_table = vega20_notify_smc_display_config_after_ps_adjustment() local
2819 struct vega20_single_dpm_table *dpm_table = &(data->dpm_table.gfx_table); vega20_get_sclks() local
2847 struct vega20_single_dpm_table *dpm_table = &(data->dpm_table.mem_table); vega20_get_memclocks() local
2872 struct vega20_single_dpm_table *dpm_table = &(data->dpm_table.dcef_table); vega20_get_dcefclocks() local
2894 struct vega20_single_dpm_table *dpm_table = &(data->dpm_table.soc_table); vega20_get_socclocks() local
3638 vega20_set_uclk_to_highest_dpm_level(struct pp_hwmgr * hwmgr,struct vega20_single_dpm_table * dpm_table) vega20_set_uclk_to_highest_dpm_level() argument
3666 struct vega20_single_dpm_table *dpm_table = &(data->dpm_table.fclk_table); vega20_set_fclk_to_highest_dpm_level() local
3795 struct vega20_single_dpm_table *dpm_table; vega20_apply_clocks_adjust_rules() local
[all...] |
| H A D | vega10_hwmgr.c | 1237 struct vega10_single_dpm_table *dpm_table, in vega10_init_dpm_state()
1242 dpm_table->count = 0; in vega10_setup_default_single_dpm_table()
1245 if (i == 0 || dpm_table->dpm_levels[dpm_table->count - 1].value <= in vega10_setup_default_single_dpm_table()
1247 dpm_table->dpm_levels[dpm_table->count].value = in vega10_setup_default_single_dpm_table()
1249 dpm_table->dpm_levels[dpm_table->count].enabled = true; in vega10_setup_default_single_dpm_table()
1250 dpm_table->count++; in vega10_setup_default_single_dpm_table()
1257 struct vega10_pcie_table *pcie_table = &(data->dpm_table in vega10_setup_default_single_dpm_table()
1240 vega10_setup_default_single_dpm_table(struct pp_hwmgr * hwmgr,struct vega10_single_dpm_table * dpm_table,struct phm_ppt_v1_clock_voltage_dependency_table * dep_table) vega10_setup_default_single_dpm_table() argument
1311 struct vega10_single_dpm_table *dpm_table; vega10_setup_default_dpm_tables() local
1732 struct vega10_single_dpm_table *dpm_table = &(data->dpm_table.gfx_table); vega10_populate_all_graphic_levels() local
1881 struct vega10_single_dpm_table *dpm_table = vega10_populate_all_memory_levels() local
2019 struct vega10_single_dpm_table *dpm_table = &(data->dpm_table.eclk_table); vega10_populate_smc_vce_levels() local
3485 struct vega10_dpm_table *dpm_table = &data->dpm_table; vega10_populate_and_upload_sclk_mclk_dpm_levels() local
3526 vega10_trim_single_dpm_states(struct pp_hwmgr * hwmgr,struct vega10_single_dpm_table * dpm_table,uint32_t low_limit,uint32_t high_limit) vega10_trim_single_dpm_states() argument
3542 vega10_trim_single_dpm_states_with_mask(struct pp_hwmgr * hwmgr,struct vega10_single_dpm_table * dpm_table,uint32_t low_limit,uint32_t high_limit,uint32_t disable_dpm_mask) vega10_trim_single_dpm_states_with_mask() argument
3952 struct vega10_dpm_table *dpm_table = &data->dpm_table; vega10_read_sensor() local
4099 struct vega10_single_dpm_table *dpm_table = vega10_notify_smc_display_config_after_ps_adjustment() local
5385 struct vega10_single_dpm_table *dpm_table = &data->golden_dpm_table.mem_table; vega10_odn_update_soc_table() local
5456 struct vega10_single_dpm_table *dpm_table; vega10_odn_edit_dpm_table() local
[all...] |
| H A D | smu7_hwmgr.c | 662 phm_reset_single_dpm_table(&data->dpm_table.pcie_speed_table, in smu7_setup_default_pcie_table()
673 phm_setup_pcie_table_entry(&data->dpm_table.pcie_speed_table, i - 1, in smu7_setup_default_pcie_table()
679 data->dpm_table.pcie_speed_table.count = max_entry - 1; in smu7_setup_default_pcie_table()
683 phm_setup_pcie_table_entry(&data->dpm_table.pcie_speed_table, 0, in smu7_setup_default_pcie_table()
688 phm_setup_pcie_table_entry(&data->dpm_table.pcie_speed_table, 1, in smu7_setup_default_pcie_table()
693 phm_setup_pcie_table_entry(&data->dpm_table.pcie_speed_table, 2, in smu7_setup_default_pcie_table()
698 phm_setup_pcie_table_entry(&data->dpm_table.pcie_speed_table, 3, in smu7_setup_default_pcie_table()
703 phm_setup_pcie_table_entry(&data->dpm_table.pcie_speed_table, 4, in smu7_setup_default_pcie_table()
708 phm_setup_pcie_table_entry(&data->dpm_table.pcie_speed_table, 5, in smu7_setup_default_pcie_table()
714 data->dpm_table in smu7_setup_default_pcie_table()
4235 struct smu7_dpm_table *dpm_table = &data->dpm_table; smu7_get_maximum_link_speed() local
4345 struct smu7_dpm_table *dpm_table = &data->dpm_table; smu7_populate_and_upload_sclk_mclk_dpm_levels() local
4389 smu7_trim_single_dpm_states(struct pp_hwmgr * hwmgr,struct smu7_single_dpm_table * dpm_table,uint32_t low_limit,uint32_t high_limit) smu7_trim_single_dpm_states() argument
[all...] |
| H A D | vega12_hwmgr.h | 313 struct vega12_dpm_table dpm_table; member
|
| H A D | vega10_hwmgr.h | 311 struct vega10_dpm_table dpm_table; member
|
| H A D | vega20_hwmgr.h | 435 struct vega20_dpm_table dpm_table; member
|
| /linux/drivers/gpu/drm/amd/pm/powerplay/smumgr/ |
| H A D | fiji_smumgr.c | 490 SMU73_Discrete_DpmTable *dpm_table = &(smu_data->smc_state_table); in fiji_populate_bapm_parameters_in_dpm_table() local
502 dpm_table->DefaultTdp = PP_HOST_TO_SMC_US( in fiji_populate_bapm_parameters_in_dpm_table()
504 dpm_table->TargetTdp = PP_HOST_TO_SMC_US( in fiji_populate_bapm_parameters_in_dpm_table()
511 dpm_table->GpuTjMax = (uint8_t)(cac_dtp_table->usTargetOperatingTemp); in fiji_populate_bapm_parameters_in_dpm_table()
512 dpm_table->GpuTjHyst = 8; in fiji_populate_bapm_parameters_in_dpm_table()
514 dpm_table->DTEAmbientTempBase = defaults->DTEAmbientTempBase; in fiji_populate_bapm_parameters_in_dpm_table()
517 dpm_table->TemperatureLimitEdge = PP_HOST_TO_SMC_US( in fiji_populate_bapm_parameters_in_dpm_table()
519 dpm_table->TemperatureLimitHotspot = PP_HOST_TO_SMC_US( in fiji_populate_bapm_parameters_in_dpm_table()
521 dpm_table->TemperatureLimitLiquid1 = PP_HOST_TO_SMC_US( in fiji_populate_bapm_parameters_in_dpm_table()
523 dpm_table->TemperatureLimitLiquid2 = PP_HOST_TO_SMC_US( in fiji_populate_bapm_parameters_in_dpm_table()
[all …]
|
| H A D | iceland_smumgr.c | 767 struct smu7_dpm_table *dpm_table = &data->dpm_table; in iceland_populate_smc_link_level() local
772 for (i = 0; i <= dpm_table->pcie_speed_table.count; i++) { in iceland_populate_smc_link_level()
774 (uint8_t)dpm_table->pcie_speed_table.dpm_levels[i].value; in iceland_populate_smc_link_level()
776 (uint8_t)encode_pcie_lane_width(dpm_table->pcie_speed_table.dpm_levels[i].param1); in iceland_populate_smc_link_level()
788 (uint8_t)dpm_table->pcie_speed_table.count; in iceland_populate_smc_link_level()
790 phm_get_dpm_level_enable_mask_value(&dpm_table->pcie_speed_table); in iceland_populate_smc_link_level()
963 struct smu7_dpm_table *dpm_table = &data->dpm_table; in iceland_populate_all_graphic_levels() local
980 for (i = 0; i < dpm_table->sclk_table.count; i++) { in iceland_populate_all_graphic_levels()
982 dpm_table->sclk_table.dpm_levels[i].value, in iceland_populate_all_graphic_levels()
996 if (dpm_table->sclk_table.count > 1) in iceland_populate_all_graphic_levels()
[all …]
|
| H A D | ci_smumgr.c | 476 struct smu7_dpm_table *dpm_table = &data->dpm_table; in ci_populate_all_graphic_levels() local
486 for (i = 0; i < dpm_table->sclk_table.count; i++) { in ci_populate_all_graphic_levels()
488 dpm_table->sclk_table.dpm_levels[i].value, in ci_populate_all_graphic_levels()
494 if (i == (dpm_table->sclk_table.count - 1)) in ci_populate_all_graphic_levels()
501 smu_data->smc_state_table.GraphicsDpmLevelCount = (u8)dpm_table->sclk_table.count; in ci_populate_all_graphic_levels()
503 phm_get_dpm_level_enable_mask_value(&dpm_table->sclk_table); in ci_populate_all_graphic_levels()
719 SMU7_Discrete_DpmTable *dpm_table = &(smu_data->smc_state_table); in ci_populate_bapm_parameters_in_dpm_table() local
725 dpm_table->DefaultTdp = PP_HOST_TO_SMC_US((uint16_t)(cac_dtp_table->usTDP * 256)); in ci_populate_bapm_parameters_in_dpm_table()
726 dpm_table->TargetTdp = PP_HOST_TO_SMC_US((uint16_t)(cac_dtp_table->usConfigurableTDP * 256)); in ci_populate_bapm_parameters_in_dpm_table()
728 dpm_table->DTETjOffset = 0; in ci_populate_bapm_parameters_in_dpm_table()
[all …]
|
| H A D | vegam_smumgr.c | 574 struct smu7_dpm_table *dpm_table = &data->dpm_table; in vegam_populate_smc_link_level() local
579 for (i = 0; i <= dpm_table->pcie_speed_table.count; i++) { in vegam_populate_smc_link_level()
581 (uint8_t)dpm_table->pcie_speed_table.dpm_levels[i].value; in vegam_populate_smc_link_level()
583 dpm_table->pcie_speed_table.dpm_levels[i].param1); in vegam_populate_smc_link_level()
591 (uint8_t)dpm_table->pcie_speed_table.count; in vegam_populate_smc_link_level()
595 phm_get_dpm_level_enable_mask_value(&dpm_table->pcie_speed_table); in vegam_populate_smc_link_level()
868 struct smu7_dpm_table *dpm_table = &hw_data->dpm_table; in vegam_populate_all_graphic_levels() local
872 uint8_t pcie_entry_cnt = (uint8_t) hw_data->dpm_table.pcie_speed_table.count; in vegam_populate_all_graphic_levels()
888 for (i = 0; i < dpm_table->sclk_table.count; i++) { in vegam_populate_all_graphic_levels()
891 dpm_table->sclk_table.dpm_levels[i].value, in vegam_populate_all_graphic_levels()
[all …]
|
| H A D | tonga_smumgr.c | 510 struct smu7_dpm_table *dpm_table = &data->dpm_table; in tonga_populate_smc_link_level() local
515 for (i = 0; i <= dpm_table->pcie_speed_table.count; i++) { in tonga_populate_smc_link_level()
517 (uint8_t)dpm_table->pcie_speed_table.dpm_levels[i].value; in tonga_populate_smc_link_level()
519 (uint8_t)encode_pcie_lane_width(dpm_table->pcie_speed_table.dpm_levels[i].param1); in tonga_populate_smc_link_level()
531 (uint8_t)dpm_table->pcie_speed_table.count; in tonga_populate_smc_link_level()
533 phm_get_dpm_level_enable_mask_value(&dpm_table->pcie_speed_table); in tonga_populate_smc_link_level()
691 struct smu7_dpm_table *dpm_table = &data->dpm_table; in tonga_populate_all_graphic_levels() local
693 uint8_t pcie_entry_count = (uint8_t) data->dpm_table.pcie_speed_table.count; in tonga_populate_all_graphic_levels()
710 for (i = 0; i < dpm_table->sclk_table.count; i++) { in tonga_populate_all_graphic_levels()
712 dpm_table->sclk_table.dpm_levels[i].value, in tonga_populate_all_graphic_levels()
[all …]
|
| H A D | polaris10_smumgr.c | 820 struct smu7_dpm_table *dpm_table = &data->dpm_table; in polaris10_populate_smc_link_level() local
825 for (i = 0; i <= dpm_table->pcie_speed_table.count; i++) { in polaris10_populate_smc_link_level()
827 (uint8_t)dpm_table->pcie_speed_table.dpm_levels[i].value; in polaris10_populate_smc_link_level()
829 dpm_table->pcie_speed_table.dpm_levels[i].param1); in polaris10_populate_smc_link_level()
837 (uint8_t)dpm_table->pcie_speed_table.count; in polaris10_populate_smc_link_level()
841 phm_get_dpm_level_enable_mask_value(&dpm_table->pcie_speed_table); in polaris10_populate_smc_link_level()
1040 struct smu7_dpm_table *dpm_table = &hw_data->dpm_table; in polaris10_populate_all_graphic_levels() local
1044 uint8_t pcie_entry_cnt = (uint8_t) hw_data->dpm_table.pcie_speed_table.count; in polaris10_populate_all_graphic_levels()
1067 for (i = 0; i < dpm_table->sclk_table.count; i++) { in polaris10_populate_all_graphic_levels()
1070 dpm_table->sclk_table.dpm_levels[i].value, in polaris10_populate_all_graphic_levels()
[all …]
|
| /linux/drivers/gpu/drm/amd/pm/swsmu/smu13/ |
| H A D | aldebaran_ppt.c | 346 struct smu_dpm_table *dpm_table; in aldebaran_get_dpm_ultimate_freq() local
353 dpm_table = &dpm_context->dpm_tables.uclk_table; in aldebaran_get_dpm_ultimate_freq()
357 dpm_table = &dpm_context->dpm_tables.gfx_table; in aldebaran_get_dpm_ultimate_freq()
360 dpm_table = &dpm_context->dpm_tables.soc_table; in aldebaran_get_dpm_ultimate_freq()
363 dpm_table = &dpm_context->dpm_tables.fclk_table; in aldebaran_get_dpm_ultimate_freq()
366 dpm_table = &dpm_context->dpm_tables.vclk_table; in aldebaran_get_dpm_ultimate_freq()
369 dpm_table = &dpm_context->dpm_tables.dclk_table; in aldebaran_get_dpm_ultimate_freq()
375 min_clk = SMU_DPM_TABLE_MIN(dpm_table); in aldebaran_get_dpm_ultimate_freq()
376 max_clk = SMU_DPM_TABLE_MAX(dpm_table); in aldebaran_get_dpm_ultimate_freq()
399 struct smu_dpm_table *dpm_table = NULL; in aldebaran_set_default_dpm_table() local
[all …]
|
| H A D | smu_v13_0_7_ppt.c | 595 struct smu_dpm_table *dpm_table; in smu_v13_0_7_set_default_dpm_table() local
599 dpm_table = &dpm_context->dpm_tables.soc_table; in smu_v13_0_7_set_default_dpm_table()
600 dpm_table->clk_type = SMU_SOCCLK; in smu_v13_0_7_set_default_dpm_table()
604 dpm_table); in smu_v13_0_7_set_default_dpm_table()
608 dpm_table->count = 1; in smu_v13_0_7_set_default_dpm_table()
609 dpm_table->dpm_levels[0].value = smu->smu_table.boot_values.socclk / 100; in smu_v13_0_7_set_default_dpm_table()
610 dpm_table->dpm_levels[0].enabled = true; in smu_v13_0_7_set_default_dpm_table()
614 dpm_table = &dpm_context->dpm_tables.gfx_table; in smu_v13_0_7_set_default_dpm_table()
615 dpm_table->clk_type = SMU_GFXCLK; in smu_v13_0_7_set_default_dpm_table()
619 dpm_table); in smu_v13_0_7_set_default_dpm_table()
[all …]
|
| H A D | smu_v13_0_0_ppt.c | 567 struct smu_dpm_table *dpm_table; in smu_v13_0_0_set_default_dpm_table() local
571 dpm_table = &dpm_context->dpm_tables.soc_table; in smu_v13_0_0_set_default_dpm_table()
572 dpm_table->clk_type = SMU_SOCCLK; in smu_v13_0_0_set_default_dpm_table()
576 dpm_table); in smu_v13_0_0_set_default_dpm_table()
580 dpm_table->count = 1; in smu_v13_0_0_set_default_dpm_table()
581 dpm_table->dpm_levels[0].value = smu->smu_table.boot_values.socclk / 100; in smu_v13_0_0_set_default_dpm_table()
582 dpm_table->dpm_levels[0].enabled = true; in smu_v13_0_0_set_default_dpm_table()
586 dpm_table = &dpm_context->dpm_tables.gfx_table; in smu_v13_0_0_set_default_dpm_table()
587 dpm_table->clk_type = SMU_GFXCLK; in smu_v13_0_0_set_default_dpm_table()
591 dpm_table); in smu_v13_0_0_set_default_dpm_table()
[all …]
|
| H A D | smu_v13_0_6_ppt.c | 255 struct smu_dpm_table *dpm_table; member
997 struct smu_dpm_table *dpm_table; in smu_v13_0_6_get_dpm_ultimate_freq()
1006 dpm_table = &dpm_context->dpm_tables.uclk_table; in smu_v13_0_6_get_dpm_ultimate_freq()
1010 dpm_table = &dpm_context->dpm_tables.gfx_table; in smu_v13_0_6_get_dpm_ultimate_freq()
1013 dpm_table = &dpm_context->dpm_tables.soc_table; in smu_v13_0_6_get_dpm_ultimate_freq()
1016 dpm_table = &dpm_context->dpm_tables.fclk_table; in smu_v13_0_6_get_dpm_ultimate_freq()
1019 dpm_table = &dpm_context->dpm_tables.vclk_table; in smu_v13_0_6_get_dpm_ultimate_freq()
1022 dpm_table = &dpm_context->dpm_tables.dclk_table; in smu_v13_0_6_get_dpm_ultimate_freq()
1028 min_clk = SMU_DPM_TABLE_MIN(dpm_table); in smu_v13_0_6_get_dpm_ultimate_freq()
1029 max_clk = SMU_DPM_TABLE_MAX(dpm_table); in smu_v13_0_6_get_dpm_ultimate_freq()
993 struct smu_dpm_table *dpm_table; smu_v13_0_6_get_dpm_ultimate_freq() local
1095 struct smu_dpm_table *dpm_table = NULL; smu_v13_0_6_set_default_dpm_table() local
[all...] |
| /linux/drivers/gpu/drm/amd/pm/swsmu/smu14/ |
| H A D | smu_v14_0_2_ppt.c | 467 struct smu_dpm_table *dpm_table; in smu_v14_0_2_set_default_dpm_table() local
471 dpm_table = &dpm_context->dpm_tables.soc_table; in smu_v14_0_2_set_default_dpm_table()
472 dpm_table->clk_type = SMU_SOCCLK; in smu_v14_0_2_set_default_dpm_table()
476 dpm_table); in smu_v14_0_2_set_default_dpm_table()
480 dpm_table->count = 1; in smu_v14_0_2_set_default_dpm_table()
481 dpm_table->dpm_levels[0].value = smu->smu_table.boot_values.socclk / 100; in smu_v14_0_2_set_default_dpm_table()
482 dpm_table->dpm_levels[0].enabled = true; in smu_v14_0_2_set_default_dpm_table()
486 dpm_table = &dpm_context->dpm_tables.gfx_table; in smu_v14_0_2_set_default_dpm_table()
487 dpm_table->clk_type = SMU_GFXCLK; in smu_v14_0_2_set_default_dpm_table()
491 dpm_table); in smu_v14_0_2_set_default_dpm_table()
[all …]
|
| /linux/drivers/gpu/drm/radeon/ |
| H A D | ci_dpm.c | 405 SMU7_Discrete_DpmTable *dpm_table = &pi->smc_state_table; in ci_populate_bapm_parameters_in_dpm_table() local
413 dpm_table->DefaultTdp = cac_tdp_table->tdp * 256; in ci_populate_bapm_parameters_in_dpm_table()
414 dpm_table->TargetTdp = cac_tdp_table->configurable_tdp * 256; in ci_populate_bapm_parameters_in_dpm_table()
416 dpm_table->DTETjOffset = (u8)pi->dte_tj_offset; in ci_populate_bapm_parameters_in_dpm_table()
417 dpm_table->GpuTjMax = in ci_populate_bapm_parameters_in_dpm_table()
419 dpm_table->GpuTjHyst = 8; in ci_populate_bapm_parameters_in_dpm_table()
421 dpm_table->DTEAmbientTempBase = pt_defaults->dte_ambient_temp_base; in ci_populate_bapm_parameters_in_dpm_table()
424 dpm_table->PPM_PkgPwrLimit = cpu_to_be16((u16)ppm->dgpu_tdp * 256 / 1000); in ci_populate_bapm_parameters_in_dpm_table()
425 dpm_table->PPM_TemperatureLimit = cpu_to_be16((u16)ppm->tj_max * 256); in ci_populate_bapm_parameters_in_dpm_table()
427 dpm_table->PPM_PkgPwrLimit = cpu_to_be16(0); in ci_populate_bapm_parameters_in_dpm_table()
[all …]
|
| H A D | ci_dpm.h | 193 struct ci_dpm_table dpm_table; member
|
| /linux/drivers/gpu/drm/amd/pm/swsmu/ |
| H A D | smu_cmn.c | 1386 struct smu_dpm_table *dpm_table, in smu_cmn_print_dpm_clk_levels()
1396 if (!dpm_table || !buf) in smu_cmn_print_dpm_clk_levels()
1401 count = dpm_table->count; in smu_cmn_print_dpm_clk_levels()
1402 is_fine_grained = dpm_table->flags & SMU_DPM_TABLE_FINE_GRAINED; in smu_cmn_print_dpm_clk_levels()
1403 min_clk = SMU_DPM_TABLE_MIN(dpm_table); in smu_cmn_print_dpm_clk_levels()
1404 max_clk = SMU_DPM_TABLE_MAX(dpm_table); in smu_cmn_print_dpm_clk_levels()
1418 dpm_table->dpm_levels[i].value); in smu_cmn_print_dpm_clk_levels()
1421 dpm_table->dpm_levels[i].value, in smu_cmn_print_pcie_levels()
1350 smu_cmn_print_dpm_clk_levels(struct smu_context * smu,struct smu_dpm_table * dpm_table,uint32_t cur_clk,char * buf,int * offset) smu_cmn_print_dpm_clk_levels() argument
|
| H A D | smu_cmn.h | 228 struct smu_dpm_table *dpm_table,
|