Searched refs:div4_table (Results 1 – 12 of 12) sorted by relevance
| /linux/arch/sh/kernel/cpu/sh4a/ |
| H A D | clock-sh7722.c | 104 static struct clk_div4_table div4_table = { variable
236 ret = sh_clk_div4_register(div4_clks, DIV4_NR, &div4_table); in arch_clk_init()
240 DIV4_ENABLE_NR, &div4_table); in arch_clk_init()
244 DIV4_REPARENT_NR, &div4_table); in arch_clk_init()
|
| H A D | clock-sh7723.c | 105 static struct clk_div4_table div4_table = { variable
284 ret = sh_clk_div4_register(div4_clks, DIV4_NR, &div4_table); in arch_clk_init()
288 DIV4_ENABLE_NR, &div4_table); in arch_clk_init()
292 DIV4_REPARENT_NR, &div4_table); in arch_clk_init()
|
| H A D | clock-sh7757.c | 56 static struct clk_div4_table div4_table = { variable
146 &div4_table); in arch_clk_init()
|
| H A D | clock-shx3.c | 55 static struct clk_div4_table div4_table = { variable
143 &div4_table); in arch_clk_init()
|
| H A D | clock-sh7785.c | 59 static struct clk_div4_table div4_table = { variable
169 &div4_table); in arch_clk_init()
|
| H A D | clock-sh7786.c | 61 static struct clk_div4_table div4_table = { variable
184 &div4_table); in arch_clk_init()
|
| H A D | clock-sh7366.c | 101 static struct clk_div4_table div4_table = { variable
261 ret = sh_clk_div4_register(div4_clks, DIV4_NR, &div4_table); in arch_clk_init()
|
| H A D | clock-sh7734.c | 63 static struct clk_div4_table div4_table = { variable
250 &div4_table); in arch_clk_init()
|
| H A D | clock-sh7343.c | 98 static struct clk_div4_table div4_table = { variable
268 ret = sh_clk_div4_register(div4_clks, DIV4_NR, &div4_table); in arch_clk_init()
|
| H A D | clock-sh7724.c | 143 static struct clk_div4_table div4_table = { variable
358 ret = sh_clk_div4_register(div4_clks, DIV4_NR, &div4_table); in arch_clk_init()
|
| /linux/arch/sh/kernel/cpu/sh2a/ |
| H A D | clock-sh7264.c | 70 static struct clk_div4_table div4_table = { variable
151 ret = sh_clk_div4_register(div4_clks, DIV4_NR, &div4_table); in arch_clk_init()
|
| H A D | clock-sh7269.c | 98 static struct clk_div4_table div4_table = { variable
175 ret = sh_clk_div4_register(div4_clks, DIV4_NR, &div4_table); in arch_clk_init()
|