Home
last modified time | relevance | path

Searched refs:clk_hw_register_divider_table (Results 1 – 14 of 14) sorted by relevance

/linux/drivers/clk/
H A Dclk-clps711x.c118 clk_hw_register_divider_table(NULL, "timer1", "timer_ref", 0, in clps711x_clk_init_dt()
122 clk_hw_register_divider_table(NULL, "timer2", "timer_ref", 0, in clps711x_clk_init_dt()
130 clk_hw_register_divider_table(NULL, "spi", "spi_ref", 0, in clps711x_clk_init_dt()
H A Dclk-divider_test.c49 div_hw = clk_hw_register_divider_table(NULL, "bestdiv-div", in clk_divider_bestdiv_ulong_max_returns_max_rate()
125 div_hw = clk_hw_register_divider_table(NULL, "bestdiv-mux-div", in clk_divider_bestdiv_mux_ulong_max_returns_max_rate()
H A Dclk-stm32h7.c513 hws[SYS_D1CPRE] = clk_hw_register_divider_table(NULL, "d1cpre", in register_core_and_bus_clocks()
517 hws[HCLK] = clk_hw_register_divider_table(NULL, "hclk", "d1cpre", in register_core_and_bus_clocks()
527 hws[PCLK3] = clk_hw_register_divider_table(NULL, "pclk3", "hclk", 0, in register_core_and_bus_clocks()
533 hws[PCLK1] = clk_hw_register_divider_table(NULL, "pclk1", "hclk", 0, in register_core_and_bus_clocks()
542 hws[PCLK2] = clk_hw_register_divider_table(NULL, "pclk2", "hclk", 0, in register_core_and_bus_clocks()
551 hws[PCLK4] = clk_hw_register_divider_table(NULL, "pclk4", "hclk", 0, in register_core_and_bus_clocks()
/linux/drivers/clk/aspeed/
H A Dclk-ast2600.c554 hw = clk_hw_register_divider_table(dev, "emmc_extclk", in aspeed_g6_clk_probe()
570 hw = clk_hw_register_divider_table(dev, "sd_extclk", "sd_extclk_gate", in aspeed_g6_clk_probe()
584 hw = clk_hw_register_divider_table(dev, "mac12", "hpll", 0, in aspeed_g6_clk_probe()
614 hw = clk_hw_register_divider_table(dev, "mac34", "hpll", 0, in aspeed_g6_clk_probe()
639 hw = clk_hw_register_divider_table(dev, "lhclk", "hpll", 0, in aspeed_g6_clk_probe()
662 hw = clk_hw_register_divider_table(dev, "bclk", "epll", 0, in aspeed_g6_clk_probe()
680 hw = clk_hw_register_divider_table(dev, "eclk", NULL, 0, in aspeed_g6_clk_probe()
H A Dclk-aspeed.c451 hw = clk_hw_register_divider_table(dev, "sd_extclk", "sd_extclk_gate", in aspeed_clk_probe()
460 hw = clk_hw_register_divider_table(dev, "mac", "hpll", 0, in aspeed_clk_probe()
493 hw = clk_hw_register_divider_table(dev, "lhclk", "hpll", 0, in aspeed_clk_probe()
502 hw = clk_hw_register_divider_table(dev, "bclk", "hpll", 0, in aspeed_clk_probe()
525 hw = clk_hw_register_divider_table(dev, "eclk", "eclk-mux", 0, in aspeed_clk_probe()
646 hw = clk_hw_register_divider_table(NULL, "apb", "hpll", 0, in aspeed_ast2400_cc()
/linux/drivers/clk/imx/
H A Dclk-imx6sl.c266 …hws[IMX6SL_CLK_PLL4_POST_DIV] = clk_hw_register_divider_table(NULL, "pll4_post_div", "pll4_audio… in imx6sl_clocks_init()
268 …hws[IMX6SL_CLK_PLL5_POST_DIV] = clk_hw_register_divider_table(NULL, "pll5_post_div", "pll5_video… in imx6sl_clocks_init()
269 …hws[IMX6SL_CLK_PLL5_VIDEO_DIV] = clk_hw_register_divider_table(NULL, "pll5_video_div", "pll5_post_… in imx6sl_clocks_init()
270 …hws[IMX6SL_CLK_ENET_REF] = clk_hw_register_divider_table(NULL, "enet_ref", "pll6_enet"… in imx6sl_clocks_init()
H A Dclk-imx6ul.c221 hws[IMX6UL_CLK_ENET_REF] = clk_hw_register_divider_table(NULL, "enet1_ref", "pll6_enet", 0, in imx6ul_clocks_init()
223 hws[IMX6UL_CLK_ENET2_REF] = clk_hw_register_divider_table(NULL, "enet2_ref", "pll6_enet", 0, in imx6ul_clocks_init()
231 hws[IMX6UL_CLK_PLL4_POST_DIV] = clk_hw_register_divider_table(NULL, "pll4_post_div", "pll4_audio", in imx6ul_clocks_init()
235 hws[IMX6UL_CLK_PLL5_POST_DIV] = clk_hw_register_divider_table(NULL, "pll5_post_div", "pll5_video", in imx6ul_clocks_init()
237 …hws[IMX6UL_CLK_PLL5_VIDEO_DIV] = clk_hw_register_divider_table(NULL, "pll5_video_div", "pll5_post_… in imx6ul_clocks_init()
H A Dclk-imx6sx.c218 hws[IMX6SX_CLK_ENET_REF] = clk_hw_register_divider_table(NULL, "enet_ref", "pll6_enet", 0, in imx6sx_clocks_init()
221 hws[IMX6SX_CLK_ENET2_REF] = clk_hw_register_divider_table(NULL, "enet2_ref", "pll6_enet", 0, in imx6sx_clocks_init()
247 hws[IMX6SX_CLK_PLL4_POST_DIV] = clk_hw_register_divider_table(NULL, "pll4_post_div", "pll4_audio", in imx6sx_clocks_init()
251 hws[IMX6SX_CLK_PLL5_POST_DIV] = clk_hw_register_divider_table(NULL, "pll5_post_div", "pll5_video", in imx6sx_clocks_init()
253 …hws[IMX6SX_CLK_PLL5_VIDEO_DIV] = clk_hw_register_divider_table(NULL, "pll5_video_div", "pll5_post_… in imx6sx_clocks_init()
H A Dclk-imx6sll.c174 …hws[IMX6SLL_CLK_PLL4_POST_DIV] = clk_hw_register_divider_table(NULL, "pll4_post_div", "pll4_audio… in imx6sll_clocks_init()
178 …hws[IMX6SLL_CLK_PLL5_POST_DIV] = clk_hw_register_divider_table(NULL, "pll5_post_div", "pll5_video… in imx6sll_clocks_init()
180 …hws[IMX6SLL_CLK_PLL5_VIDEO_DIV] = clk_hw_register_divider_table(NULL, "pll5_video_div", "pll5_post… in imx6sll_clocks_init()
H A Dclk-imx7d.c428 …hws[IMX7D_PLL_DRAM_TEST_DIV] = clk_hw_register_divider_table(NULL, "pll_dram_test_div", "pll_dram… in imx7d_clocks_init()
430 …hws[IMX7D_PLL_AUDIO_TEST_DIV] = clk_hw_register_divider_table(NULL, "pll_audio_test_div", "pll_au… in imx7d_clocks_init()
432 …hws[IMX7D_PLL_AUDIO_POST_DIV] = clk_hw_register_divider_table(NULL, "pll_audio_post_div", "pll_aud… in imx7d_clocks_init()
434 …hws[IMX7D_PLL_VIDEO_TEST_DIV] = clk_hw_register_divider_table(NULL, "pll_video_test_div", "pll_vi… in imx7d_clocks_init()
436 …hws[IMX7D_PLL_VIDEO_POST_DIV] = clk_hw_register_divider_table(NULL, "pll_video_post_div", "pll_vid… in imx7d_clocks_init()
/linux/drivers/clk/samsung/
H A Dclk.c221 clk_hw = clk_hw_register_divider_table(ctx->dev, in samsung_clk_register_div()
/linux/include/linux/
H A Dclk-provider.h892 #define clk_hw_register_divider_table(dev, name, parent_name, flags, reg, \ macro
/linux/drivers/clk/renesas/
H A Drzg2l-cpg.c458 clk_hw = clk_hw_register_divider_table(dev, core->name, in rzg2l_cpg_div_clk_register()
/linux/drivers/clk/stm32/
H A Dclk-stm32mp1.c430 return clk_hw_register_divider_table(dev, in _clk_hw_register_divider_table()