/linux/sound/soc/amd/ |
H A D | acp-pcm-dma.c | 206 u32 asic_type) in set_acp_sysmem_dma_descriptors() argument 218 switch (asic_type) { in set_acp_sysmem_dma_descriptors() 235 switch (asic_type) { in set_acp_sysmem_dma_descriptors() 264 u16 dma_dscr_idx, u32 asic_type) in set_acp_to_i2s_dma_descriptors() argument 332 u32 asic_type) in config_acp_dma() argument 350 rtd->dma_dscr_idx_1, asic_type); in config_acp_dma() 355 rtd->dma_dscr_idx_2, asic_type); in config_acp_dma() 552 static int acp_init(void __iomem *acp_mmio, u32 asic_type) in acp_init() argument 638 if (asic_type != CHIP_STONEY) { in acp_init() 783 switch (intr_data->asic_type) { in acp_dma_open() [all...] |
/linux/drivers/accel/habanalabs/common/ |
H A D | habanalabs_drv.c | 124 enum hl_asic_type asic_type = ASIC_INVALID; in get_asic_type() local 128 asic_type = ASIC_GOYA; in get_asic_type() 131 asic_type = ASIC_GAUDI; in get_asic_type() 134 asic_type = ASIC_GAUDI_SEC; in get_asic_type() 139 asic_type = ASIC_GAUDI2; in get_asic_type() 142 asic_type = ASIC_GAUDI2B; in get_asic_type() 145 asic_type = ASIC_GAUDI2C; in get_asic_type() 148 asic_type = ASIC_GAUDI2D; in get_asic_type() 158 return asic_type; in get_asic_type() 161 static bool is_asic_secured(enum hl_asic_type asic_type) in is_asic_secured() argument [all …]
|
/linux/drivers/gpu/drm/amd/amdgpu/ |
H A D | nbio_v7_4.c | 114 if (adev->asic_type == CHIP_ALDEBARAN) in nbio_v7_4_get_rev_id() 159 if (adev->asic_type == CHIP_ALDEBARAN && instance == 4) in nbio_v7_4_sdma_doorbell_range() 187 if (adev->asic_type == CHIP_ALDEBARAN) in nbio_v7_4_vcn_doorbell_range() 370 if (adev->asic_type == CHIP_ALDEBARAN) in nbio_v7_4_handle_ras_controller_intr_no_bifring() 381 if (adev->asic_type == CHIP_ALDEBARAN) in nbio_v7_4_handle_ras_controller_intr_no_bifring() 428 if (adev->asic_type == CHIP_ALDEBARAN) in nbio_v7_4_handle_ras_err_event_athub_intr_no_bifring() 440 if (adev->asic_type == CHIP_ALDEBARAN) in nbio_v7_4_handle_ras_err_event_athub_intr_no_bifring() 461 if (adev->asic_type == CHIP_ALDEBARAN) in nbio_v7_4_set_ras_controller_irq_state() 473 if (adev->asic_type == CHIP_ALDEBARAN) in nbio_v7_4_set_ras_controller_irq_state() 506 if (adev->asic_type == CHIP_ALDEBARAN) in nbio_v7_4_set_ras_err_event_athub_irq_state() [all …]
|
H A D | umc_v6_1.c | 100 if (adev->asic_type == CHIP_ARCTURUS) { in umc_v6_1_clear_error_count_per_channel() 178 if (adev->asic_type == CHIP_ARCTURUS) { in umc_v6_1_query_correctable_error_count() 233 if (adev->asic_type == CHIP_ARCTURUS) { in umc_v6_1_querry_uncorrectable_error_count() 268 if ((adev->asic_type == CHIP_ARCTURUS) && in umc_v6_1_query_ras_error_count() 285 if ((adev->asic_type == CHIP_ARCTURUS) && in umc_v6_1_query_ras_error_count() 305 if (adev->asic_type == CHIP_ARCTURUS) { in umc_v6_1_query_error_address() 367 if ((adev->asic_type == CHIP_ARCTURUS) && in umc_v6_1_query_ras_error_address() 383 if ((adev->asic_type == CHIP_ARCTURUS) && in umc_v6_1_query_ras_error_address() 397 if (adev->asic_type == CHIP_ARCTURUS) { in umc_v6_1_err_cnt_init_per_channel()
|
H A D | gfxhub_v1_1.c | 52 if (adev->asic_type == CHIP_ALDEBARAN) { in gfxhub_v1_1_get_xgmi_info() 70 switch (adev->asic_type) { in gfxhub_v1_1_get_xgmi_info() 94 if (adev->asic_type == CHIP_ALDEBARAN) { in gfxhub_v1_1_get_xgmi_info()
|
H A D | vce_v3_0.c | 305 if (adev->asic_type >= CHIP_STONEY) in vce_v3_0_start() 342 if (adev->asic_type >= CHIP_STONEY) in vce_v3_0_stop() 368 if ((adev->asic_type == CHIP_FIJI) || in vce_v3_0_get_harvest_config() 369 (adev->asic_type == CHIP_STONEY)) in vce_v3_0_get_harvest_config() 389 if ((adev->asic_type == CHIP_POLARIS10) || in vce_v3_0_get_harvest_config() 390 (adev->asic_type == CHIP_POLARIS11) || in vce_v3_0_get_harvest_config() 391 (adev->asic_type == CHIP_POLARIS12) || in vce_v3_0_get_harvest_config() 392 (adev->asic_type == CHIP_VEGAM)) in vce_v3_0_get_harvest_config() 566 if (adev->asic_type >= CHIP_STONEY) { in vce_v3_0_mc_resume() 975 if (adev->asic_type > in vce_v3_0_set_ring_funcs() [all...] |
H A D | amdgpu_acp.c | 313 adev->acp.acp_cell[0].platform_data = &adev->asic_type; in acp_hw_init() 314 adev->acp.acp_cell[0].pdata_size = sizeof(adev->asic_type); in acp_hw_init() 351 switch (adev->asic_type) { in acp_hw_init() 363 switch (adev->asic_type) { in acp_hw_init() 380 switch (adev->asic_type) { in acp_hw_init() 421 adev->acp.acp_cell[0].platform_data = &adev->asic_type; in acp_hw_init() 422 adev->acp.acp_cell[0].pdata_size = sizeof(adev->asic_type); in acp_hw_init()
|
H A D | vi.c | 105 #define ASIC_IS_P22(asic_type, rid) ((asic_type >= CHIP_POLARIS10) && \ argument 106 (asic_type <= CHIP_POLARIS12) && \ 260 switch (adev->asic_type) { in vi_query_video_codecs() 496 switch (adev->asic_type) { in vi_init_golden_registers() 546 switch (adev->asic_type) { in vi_get_xclk() 902 switch (adev->asic_type) { in vi_asic_supports_baco() 928 switch (adev->asic_type) { in vi_asic_reset_method() 1130 if (adev->asic_type < CHIP_POLARIS10) in vi_program_aspm() 1269 if ((adev->asic_type == CHIP_POLARIS12 && in vi_program_aspm() 1271 ASIC_IS_P22(adev->asic_type, adev->external_rev_id)) { in vi_program_aspm() [all …]
|
H A D | df_v3_6.c | 223 if ((adev->asic_type == CHIP_ARCTURUS && in df_v3_6_query_hashes() 225 (adev->asic_type == CHIP_ALDEBARAN && in df_v3_6_query_hashes() 280 if (adev->asic_type == CHIP_ALDEBARAN) { in df_v3_6_get_fb_channel_number() 520 switch (adev->asic_type) { in df_v3_6_pmc_start() 562 switch (adev->asic_type) { in df_v3_6_pmc_stop() 601 switch (adev->asic_type) { in df_v3_6_pmc_get_count()
|
H A D | isp_v4_1_0.c | 78 isp->isp_pdata->asic_type = adev->asic_type; in isp_v4_1_0_hw_init()
|
H A D | isp_v4_1_1.c | 79 isp->isp_pdata->asic_type = adev->asic_type; in isp_v4_1_1_hw_init()
|
H A D | amdgpu_doorbell_mgr.c | 192 if (adev->asic_type < CHIP_BONAIRE) { in amdgpu_doorbell_init() 221 if (adev->asic_type >= CHIP_VEGA10) in amdgpu_doorbell_init()
|
H A D | mmhub_v1_0.c | 456 if (adev->asic_type != CHIP_RAVEN) { in mmhub_v1_0_update_medium_grain_clock_gating() 472 if (adev->asic_type != CHIP_RAVEN) in mmhub_v1_0_update_medium_grain_clock_gating() 489 if (adev->asic_type != CHIP_RAVEN) in mmhub_v1_0_update_medium_grain_clock_gating() 502 if (adev->asic_type != CHIP_RAVEN) in mmhub_v1_0_update_medium_grain_clock_gating() 508 if (adev->asic_type != CHIP_RAVEN && def2 != data2) in mmhub_v1_0_update_medium_grain_clock_gating() 534 switch (adev->asic_type) { in mmhub_v1_0_set_clockgating()
|
H A D | amdgpu_uvd.c | 194 switch (adev->asic_type) { in amdgpu_uvd_sw_init() 277 if (adev->asic_type < CHIP_VEGA20) { in amdgpu_uvd_sw_init() 298 if ((adev->asic_type == CHIP_POLARIS10 || in amdgpu_uvd_sw_init() 299 adev->asic_type == CHIP_POLARIS11) && in amdgpu_uvd_sw_init() 350 switch (adev->asic_type) { in amdgpu_uvd_sw_init() 364 adev->uvd.use_ctx_buf = adev->asic_type >= CHIP_POLARIS10; in amdgpu_uvd_sw_init() 431 if (adev->asic_type < CHIP_POLARIS10) { in amdgpu_uvd_prepare_suspend() 1141 if (adev->asic_type >= CHIP_VEGA10) in amdgpu_uvd_send_msg()
|
H A D | gfx_v8_0.c | 740 switch (adev->asic_type) { in gfx_v8_0_init_golden_registers() 932 if ((adev->asic_type != CHIP_STONEY) && in gfx_v8_0_free_microcode() 933 (adev->asic_type != CHIP_TOPAZ)) in gfx_v8_0_free_microcode() 951 switch (adev->asic_type) { in gfx_v8_0_init_microcode() 983 if (adev->asic_type >= CHIP_POLARIS10 && adev->asic_type <= CHIP_POLARIS12) { in gfx_v8_0_init_microcode() 1000 if (adev->asic_type >= CHIP_POLARIS10 && adev->asic_type <= CHIP_POLARIS12) { in gfx_v8_0_init_microcode() 1018 if (adev->asic_type >= CHIP_POLARIS10 && adev->asic_type < in gfx_v8_0_init_microcode() [all...] |
H A D | gmc_v8_0.c | 123 switch (adev->asic_type) { in gmc_v8_0_init_golden_registers() 219 switch (adev->asic_type) { in gmc_v8_0_init_microcode() 578 switch (adev->asic_type) { in gmc_v8_0_mc_init() 1091 if ((adev->asic_type == CHIP_FIJI) || in gmc_v8_0_sw_init() 1092 (adev->asic_type == CHIP_VEGAM)) in gmc_v8_0_sw_init() 1199 if (adev->asic_type == CHIP_TONGA) { in gmc_v8_0_hw_init() 1205 } else if (adev->asic_type == CHIP_POLARIS11 || in gmc_v8_0_hw_init() 1206 adev->asic_type == CHIP_POLARIS10 || in gmc_v8_0_hw_init() 1207 adev->asic_type == CHIP_POLARIS12) { in gmc_v8_0_hw_init() 1662 switch (adev->asic_type) { in gmc_v8_0_set_clockgating_state()
|
H A D | amdgpu_isp.h | 37 u32 asic_type; member
|
H A D | si.c | 992 switch (adev->asic_type) { in si_query_video_codecs() 2044 switch (adev->asic_type) { in si_common_early_init() 2164 switch (adev->asic_type) { in si_init_golden_registers() 2487 if ((adev->asic_type != CHIP_OLAND) && (adev->asic_type != CHIP_HAINAN)) { in si_program_aspm() 2536 if ((adev->asic_type == CHIP_OLAND) || (adev->asic_type == CHIP_HAINAN)) in si_program_aspm() 2543 if ((adev->asic_type == CHIP_OLAND) || (adev->asic_type == CHIP_HAINAN)) in si_program_aspm() 2724 switch (adev->asic_type) { in si_set_ip_blocks()
|
H A D | amdgpu_device.c | 391 switch (adev->asic_type) { in amdgpu_device_detect_runtime_pm_mode() 1580 if (adev->asic_type >= CHIP_BONAIRE) in amdgpu_device_resize_fb_bar() 1641 if (adev->asic_type == CHIP_FIJI) { in amdgpu_device_need_post() 1667 if (adev->asic_type >= CHIP_BONAIRE) in amdgpu_device_need_post() 1875 adev->asic_type < CHIP_RAVEN) in amdgpu_device_init_apu_flags() 1878 switch (adev->asic_type) { in amdgpu_device_init_apu_flags() 2366 switch (adev->asic_type) { in amdgpu_device_parse_gpu_info_fw() 2413 if (adev->asic_type == CHIP_NAVI12) in amdgpu_device_parse_gpu_info_fw() 2492 switch (adev->asic_type) { in amdgpu_device_ip_early_init() 2562 if (amdgpu_sriov_vf(adev) && adev->asic_type in amdgpu_device_ip_early_init() 3755 amdgpu_device_asic_has_dc_support(enum amd_asic_type asic_type) amdgpu_device_asic_has_dc_support() argument [all...] |
H A D | cik.c | 133 switch (adev->asic_type) { in cik_query_video_codecs() 832 switch (adev->asic_type) { in cik_init_golden_registers() 1380 switch (adev->asic_type) { in cik_asic_supports_baco() 1402 switch (adev->asic_type) { in cik_asic_reset_method() 2005 switch (adev->asic_type) { in cik_common_early_init() 2109 if (adev->asic_type == CHIP_KABINI) { in cik_common_early_init() 2228 switch (adev->asic_type) { in cik_set_ip_blocks()
|
/linux/drivers/gpu/drm/amd/amdkfd/ |
H A D | kfd_flat_memory.c | 397 switch (dev->adev->asic_type) { in kfd_init_apertures() 414 dev->adev->asic_type); in kfd_init_apertures()
|
H A D | kfd_device.c | 199 uint32_t asic_type = kfd->adev->asic_type; in kfd_device_info_init() local 247 if (asic_type != CHIP_KAVERI && in kfd_device_info_init() 248 asic_type != CHIP_HAWAII && in kfd_device_info_init() 249 asic_type != CHIP_TONGA) in kfd_device_info_init() 252 if (asic_type != CHIP_HAWAII && !vf) in kfd_device_info_init() 263 switch (adev->asic_type) { in kgd2kfd_probe() 470 amdgpu_asic_name[adev->asic_type], vf ? "VF" : ""); in kgd2kfd_probe()
|
/linux/drivers/net/ethernet/pensando/ionic/ |
H A D | ionic_dev.c | 133 u8 asic_type = ionic->idev.dev_info.asic_type; in ionic_doorbell_wa() local 135 return !asic_type || asic_type == IONIC_ASIC_TYPE_ELBA; in ionic_doorbell_wa() 185 idev->dev_info.asic_type = ioread8(&idev->dev_info_regs->asic_type); in ionic_init_devinfo()
|
/linux/drivers/gpu/drm/amd/pm/legacy-dpm/ |
H A D | kv_dpm.c | 764 if (adev->asic_type == CHIP_KABINI || adev->asic_type == CHIP_MULLINS) in kv_unforce_levels() 1387 if (adev->asic_type == CHIP_MULLINS) in kv_dpm_disable() 1747 if (adev->asic_type == CHIP_KABINI || adev->asic_type == CHIP_MULLINS) in kv_dpm_powergate_acp() 1928 if (adev->asic_type == CHIP_KABINI || adev->asic_type == CHIP_MULLINS) { in kv_dpm_set_power_state() 1954 if (adev->asic_type == CHIP_MULLINS) in kv_dpm_set_power_state() 2008 if (adev->asic_type == CHIP_KABINI || adev->asic_type == CHIP_MULLINS) { 2113 if (adev->asic_type == CHIP_KABINI || adev->asic_type == CHIP_MULLINS) in kv_force_dpm_highest() 2133 if (adev->asic_type == CHIP_KABINI || adev->asic_type == CHIP_MULLINS) in kv_force_dpm_lowest() 2289 if (adev->asic_type == CHIP_KABINI || adev->asic_type == CHIP_MULLINS) { in kv_apply_state_adjust_rules() 2350 if (adev->asic_type == CHIP_KABINI || adev->asic_type == CHIP_MULLINS) { in kv_calculate_nbps_level_settings() [all …]
|
/linux/drivers/gpu/drm/amd/pm/powerplay/hwmgr/ |
H A D | smu7_baco.c | 71 switch (adev->asic_type) { in smu7_baco_set_state()
|