Home
last modified time | relevance | path

Searched refs:UART_LCR (Results 1 – 25 of 27) sorted by relevance

12

/linux/drivers/tty/serial/
H A Domap-serial.c634 lcr = serial_in(up, UART_LCR); in serial_omap_set_mctrl()
635 serial_out(up, UART_LCR, UART_LCR_CONF_MODE_B); in serial_omap_set_mctrl()
641 serial_out(up, UART_LCR, lcr); in serial_omap_set_mctrl()
655 serial_out(up, UART_LCR, up->lcr); in serial_omap_break_ctl()
703 serial_out(up, UART_LCR, UART_LCR_WLEN8); in serial_omap_startup()
753 serial_out(up, UART_LCR, serial_in(up, UART_LCR) & ~UART_LCR_SBC); in serial_omap_shutdown()
860 serial_out(up, UART_LCR, cval); /* reset DLAB */ in serial_omap_set_termios()
870 serial_out(up, UART_LCR, UART_LCR_CONF_MODE_A); in serial_omap_set_termios()
873 serial_out(up, UART_LCR, 0); in serial_omap_set_termios()
875 serial_out(up, UART_LCR, UART_LCR_CONF_MODE_B); in serial_omap_set_termios()
[all …]
H A Dpxa.c303 serial_out(up, UART_LCR, up->lcr); in serial_pxa_break_ctl()
347 serial_out(up, UART_LCR, UART_LCR_WLEN8); in serial_pxa_startup()
394 serial_out(up, UART_LCR, serial_in(up, UART_LCR) & ~UART_LCR_SBC); in serial_pxa_shutdown()
492 serial_out(up, UART_LCR, cval | UART_LCR_DLAB); /* set DLAB */ in serial_pxa_set_termios()
503 serial_out(up, UART_LCR, cval); /* reset DLAB */ in serial_pxa_set_termios()
H A Dpch_uart.c316 "LCR: \t0x%02x\n", ioread8(priv->membase + UART_LCR)); in port_show_regs()
327 lcr = ioread8(priv->membase + UART_LCR); in port_show_regs()
328 iowrite8(PCH_UART_LCR_DLAB, priv->membase + UART_LCR); in port_show_regs()
333 iowrite8(lcr, priv->membase + UART_LCR); in port_show_regs()
464 iowrite8(PCH_UART_LCR_DLAB, priv->membase + UART_LCR); in pch_uart_hal_set_line()
467 iowrite8(lcr, priv->membase + UART_LCR); in pch_uart_hal_set_line()
590 lcr = ioread8(priv->membase + UART_LCR); in pch_uart_hal_set_break()
596 iowrite8(lcr, priv->membase + UART_LCR); in pch_uart_hal_set_break()
H A Dserial-tegra.c261 tegra_uart_write(tup, lcr, UART_LCR); in tegra_uart_break_ctl()
417 tegra_uart_write(tup, lcr, UART_LCR); in tegra_set_baudrate()
423 tegra_uart_write(tup, lcr, UART_LCR); in tegra_set_baudrate()
1341 tegra_uart_write(tup, lcr, UART_LCR); in tegra_uart_set_termios()
/linux/drivers/tty/serial/8250/
H A D8250_mtk.c159 int lcr = serial_in(up, UART_LCR); in mtk8250_dma_enable()
175 serial_out(up, UART_LCR, UART_LCR_CONF_MODE_B); in mtk8250_dma_enable()
177 serial_out(up, UART_LCR, lcr); in mtk8250_dma_enable()
246 int lcr = serial_in(up, UART_LCR); in mtk8250_set_flow_ctrl()
251 serial_out(up, UART_LCR, UART_LCR_CONF_MODE_B); in mtk8250_set_flow_ctrl()
253 serial_out(up, UART_LCR, lcr); in mtk8250_set_flow_ctrl()
254 lcr = serial_in(up, UART_LCR); in mtk8250_set_flow_ctrl()
260 serial_out(up, UART_LCR, UART_LCR_CONF_MODE_B); in mtk8250_set_flow_ctrl()
263 serial_out(up, UART_LCR, lcr); in mtk8250_set_flow_ctrl()
272 serial_out(up, UART_LCR, UART_LCR_CONF_MODE_B); in mtk8250_set_flow_ctrl()
[all …]
H A D8250_em.c43 case UART_LCR: /* LCR @ 0x10 (+1) */ in serial8250_em_serial_out_helper()
67 case UART_LCR: /* LCR @ 0x10 (+1) */ in serial8250_em_serial_in()
91 lcr = serial8250_em_serial_in(p, UART_LCR); in serial8250_em_reg_update()
107 case UART_LCR: in serial8250_em_reg_update()
118 serial8250_em_serial_out_helper(p, UART_LCR, lcr); in serial8250_em_reg_update()
135 case UART_LCR: in serial8250_em_serial_out()
H A D8250_early.c137 serial8250_early_out(port, UART_LCR, UART_LCR_WLEN8); /* 8n1 */ in init_port()
145 c = serial8250_early_in(port, UART_LCR); in init_port()
146 serial8250_early_out(port, UART_LCR, c | UART_LCR_DLAB); in init_port()
149 serial8250_early_out(port, UART_LCR, c & ~UART_LCR_DLAB); in init_port()
H A D8250_ingenic.c110 early_out(port, UART_LCR, UART_LCR_DLAB | UART_LCR_WLEN8); in ingenic_earlycon_setup_tail()
113 early_out(port, UART_LCR, UART_LCR_WLEN8); in ingenic_earlycon_setup_tail()
118 early_out(port, UART_LCR, UART_LCR_DLAB | UART_LCR_WLEN8); in ingenic_earlycon_setup_tail()
121 early_out(port, UART_LCR, UART_LCR_WLEN8); in ingenic_earlycon_setup_tail()
H A D8250_pericom.c74 int lcr = serial_port_in(port, UART_LCR); in pericom_do_set_divisor()
76 serial_port_out(port, UART_LCR, lcr | UART_LCR_DLAB); in pericom_do_set_divisor()
79 serial_port_out(port, UART_LCR, lcr); in pericom_do_set_divisor()
H A D8250_keba.c71 lcr = serial_in(up, UART_LCR); in kuart_enhanced_mode()
74 serial_out(up, UART_LCR, UART_LCR_CONF_MODE_B); in kuart_enhanced_mode()
85 serial_out(up, UART_LCR, lcr); in kuart_enhanced_mode()
H A D8250_rt288x.c22 [UART_LCR] = 5,
32 [UART_LCR] = 5,
H A D8250_ni.c169 lcr_value = serial_in(up, UART_LCR); in ni16550_config_prescaler()
170 serial_out(up, UART_LCR, UART_LCR_CONF_MODE_B); in ni16550_config_prescaler()
178 serial_out(up, UART_LCR, lcr_value); in ni16550_config_prescaler()
H A D8250_uniphier.c76 case UART_LCR: in uniphier_serial_in()
108 case UART_LCR: in uniphier_serial_out()
H A D8250_pci.c1370 LCR = inb(base + UART_LCR); in pci_quatech_rqopr()
1371 outb(0xBF, base + UART_LCR); in pci_quatech_rqopr()
1373 outb(LCR, base + UART_LCR); in pci_quatech_rqopr()
1382 LCR = inb(base + UART_LCR); in pci_quatech_wqopr()
1383 outb(0xBF, base + UART_LCR); in pci_quatech_wqopr()
1386 outb(LCR, base + UART_LCR); in pci_quatech_wqopr()
1394 LCR = inb(base + UART_LCR); in pci_quatech_rqmcr()
1395 outb(0xBF, base + UART_LCR); in pci_quatech_rqmcr()
1400 outb(LCR, base + UART_LCR); in pci_quatech_rqmcr()
1410 LCR = inb(base + UART_LCR); in pci_quatech_wqmcr()
[all …]
H A D8250_dw.c154 if (offset != UART_LCR || d->uart_16550_compatible) in dw8250_check_lcr()
217 if (offset == UART_LCR) in dw8250_serial_out38x()
243 __raw_readq(p->membase + (UART_LCR << p->regshift)); in dw8250_serial_outq()
H A D8250_loongson.c102 serial_port_out(port, UART_LCR, up->lcr | UART_LCR_DLAB); in loongson_frac_set_divisor()
H A D8250_exar.c1211 old_lcr = readb(p + UART_LCR); in sealevel_rs485_config()
1222 writeb(old_lcr | UART_LCR_DLAB, p + UART_LCR); in sealevel_rs485_config()
1229 writeb(old_lcr, p + UART_LCR); in sealevel_rs485_config()
H A D8250_core.c615 serial_port_out(port, UART_LCR, 0xE0); in serial8250_resume_port()
619 serial_port_out(port, UART_LCR, 0); in serial8250_resume_port()
/linux/arch/powerpc/platforms/embedded6xx/
H A Dls_uart.c67 out_8(avr_addr + UART_LCR, cval); /* initialise UART */ in avr_uart_configure()
73 out_8(avr_addr + UART_LCR, cval); /* Set character format */ in avr_uart_configure()
75 out_8(avr_addr + UART_LCR, cval | UART_LCR_DLAB); /* set DLAB */ in avr_uart_configure()
78 out_8(avr_addr + UART_LCR, cval); /* reset DLAB */ in avr_uart_configure()
/linux/drivers/media/rc/
H A Dserial_ir.c423 soutp(UART_LCR, sinp(UART_LCR) & (~UART_LCR_DLAB)); in hardware_init_port()
451 soutp(UART_LCR, sinp(UART_LCR) | UART_LCR_DLAB); in hardware_init_port()
456 soutp(UART_LCR, UART_LCR_WLEN7); in hardware_init_port()
611 soutp(UART_LCR, sinp(UART_LCR) & (~UART_LCR_DLAB)); in serial_ir_open()
627 soutp(UART_LCR, sinp(UART_LCR) & (~UART_LCR_DLAB)); in serial_ir_close()
690 soutp(UART_LCR, sinp(UART_LCR) & (~UART_LCR_DLAB)); in serial_ir_suspend()
/linux/drivers/usb/serial/
H A Dark3116.c161 ark3116_write_reg(serial, UART_LCR, UART_LCR_DLAB); in ark3116_port_probe()
169 ark3116_write_reg(serial, UART_LCR, UART_LCR_WLEN8); in ark3116_port_probe()
264 ark3116_write_reg(serial, UART_LCR, in ark3116_set_termios()
270 ark3116_write_reg(serial, UART_LCR, lcr); in ark3116_set_termios()
280 ark3116_write_reg(serial, UART_LCR, lcr); in ark3116_set_termios()
450 ret = ark3116_write_reg(port->serial, UART_LCR, priv->lcr); in ark3116_break_ctl()
/linux/arch/powerpc/boot/
H A Dns16550.c23 #define UART_LCR 3 /* Out: Line Control Register */ macro
/linux/drivers/accessibility/speakup/
H A Dserialio.c89 outb(cval | UART_LCR_DLAB, ser->port + UART_LCR); /* set DLAB */ in spk_serial_init()
92 outb(cval, ser->port + UART_LCR); /* reset DLAB */ in spk_serial_init()
/linux/arch/sh/include/asm/
H A Dsmc37c93x.h62 #define UART_LCR 0x6 /* Line Control Register */ macro
/linux/include/uapi/linux/
H A Dserial_reg.h105 #define UART_LCR 3 /* Out: Line Control Register */ macro

12