Home
last modified time | relevance | path

Searched refs:SMT (Results 1 – 25 of 34) sorted by relevance

12

/linux/Documentation/admin-guide/hw-vuln/
H A Dl1tf.rst95 multi threading (SMT). The Intel implementation of SMT is called
138 - SMT status:
141 'VMX: SMT vulnerable' SMT is enabled
142 'VMX: SMT disabled' SMT is disabled
205 **Note**, that L1D flush does not prevent the SMT problem because the
218 To address the SMT problem, it is possible to make a guest or a group of
223 If only a single guest or related guests run on sibling SMT threads on
227 Host memory is attackable, when one of the sibling SMT threads runs in
238 scenario. Disabling SMT might be a viable alternative for particular
275 4. SMT control
[all …]
H A Dvmscape.rst52 SMT considerations
55 When Simultaneous Multi-Threading (SMT) is enabled, hypervisors can be
57 attacks in SMT environments, STIBP should be enabled.
59 The kernel will issue a warning if SMT is enabled without adequate STIBP
62 - SMT is disabled
H A Dl1d_flush.rst60 a physical CPU core when SMT is enabled on the system.
63 cores or by disabling SMT. See the relevant chapter in the L1TF mitigation
67 affinity is limited to cores running in non-SMT mode. If a task which
68 requested L1D flushing is scheduled on a SMT-enabled core the kernel sends
H A Dcross-thread-rsb.rst8 predictions vulnerability. When running in SMT mode and one sibling thread
38 Affected SMT-capable processors support 1T and 2T modes of execution when SMT
47 depending on the SMT mode. For instance, in 2T mode each thread uses a private
51 change. This behavior may result in return targets from one SMT thread being
H A Dattack_vector_controls.rst109 running on the SMT sibling thread in order to exfiltrate data.
111 Many cross-thread attacks can only be mitigated if SMT is disabled, which will
115 for cross-thread attacks will be enabled. SMT may be disabled depending on
119 cross-thread attacks will be enabled but SMT will not be disabled.
125 techniques are used to prevent untrusted workloads from running on SMT siblings.
225 1 -- Can be mitigated without disabling SMT.
227 2 -- Disables SMT if cross-thread mitigations are fully enabled and the CPU
230 3 -- Disables SMT if cross-thread mitigations are fully enabled, the CPU is
H A Dprocessor_mmio_stale_data.rst200 protected as well. It does not automatically disable SMT.
201 full,nosmt Same as full, with SMT disabled on vulnerable CPUs. This is the
261 'SMT vulnerable' SMT is enabled
262 'SMT disabled' SMT is disabled
263 'SMT Host state unknown' Kernel runs in a VM, Host SMT state unknown
H A Dtsx_async_abort.rst162 full,nosmt The same as tsx_async_abort=full, with SMT disabled on
164 mitigation. When TSX is disabled, SMT is not disabled because
208 possible on SMT machines.
209 tsx=on tsx_async_abort=full,nosmt As above, cross-thread attacks on SMT
H A Dspectre.rst126 On systems with simultaneous multi-threading (SMT), attacks are possible
235 multi-threading (SMT) system.
255 target buffer. When SMT is enabled on x86, for a process that has
318 If SMT is used, Spectre variant 2 attacks from an untrusted guest
510 injections on SMT systems (STIBP). In other words, Intel eIBRS enables
583 To mitigate guest-to-guest attacks from sibling thread when SMT is
H A Dcore-scheduling.rst29 scheduling to perform more poorly compared to SMT-disabled, where N_CPUS is the
220 with SMT enabled. There are other use cases where this feature could be used:
/linux/Documentation/translations/zh_CN/scheduler/
H A Dsched-energy.rst345 6.6 多线程（SMT）
348 当前实现的EAS是不感知SMT的，因此无法利用多线程硬件节约能量。EAS认为线程是独立的
351 不支持在SMT上使用EAS。
H A Dsched-domains.rst55 基调度域会管辖CPU层次结构中的第一层。对于超线程（SMT）而言，基调度域将会管辖同一个物理
/linux/Documentation/networking/device_drivers/fddi/
H A Ddefza.rst39 supports separate enables for LLC and SMT frames, but this driver
55 7. Queueing incoming/outgoing SMT frames in the driver if the SMT
H A Dskfp.rst144 changed in SMT version v2.82. With this new SMT version, the yellow
150 With versions of SMT prior to v2.82 a ring up was indicated if the
209 - New SMT module included, changing LED functionality
/linux/kernel/
H A DKconfig.preempt152 bool "Core Scheduling for SMT"
156 selection across SMT siblings. When enabled -- see
157 prctl(PR_SCHED_CORE) -- task selection ensures that all SMT siblings
162 - mitigation of some (not all) SMT side channels;
163 - limiting SMT interference to improve determinism and/or performance.
/linux/Documentation/arch/x86/
H A Dmicrocode.rst118 between the two logical threads in a SMT system. Therefore, when
119 the update is executed on one SMT thread of the core, the sibling
124 can result in unpredictable results if the SMT sibling thread happens to
131 executed by the other SMT sibling, can also result in similar,
H A Dmds.rst74 thread case (SMT off): Force the CPU to clear the affected buffers.
174 cleared on affected CPUs when SMT is active. This addresses the
178 When SMT is inactive, i.e. either the CPU does not support it or all
189 switched depending on the chosen mitigation mode and the SMT state of the
H A Dtopology.rst98 are SMT- or CMT-type threads.
302 0xB, the shifts for the SMT domains is calculated using the number of
/linux/Documentation/ABI/testing/
H A Dsysfs-devices-system-cpu611 Description: Control Symmetric Multi Threading (SMT)
613 active: Tells whether SMT is active (enabled and siblings online)
615 control: Read/write interface to control SMT. Possible
619 "on" SMT is enabled
620 "off" SMT is disabled
621 "<N>" SMT is enabled with N threads per core.
622 "forceoff" SMT is force disabled. Cannot be changed.
623 "notsupported" SMT is not supported by the CPU
624 "notimplemented" SMT runtime toggling is not
629 are rejected. Note that enabling SMT on PowerPC skips
/linux/Documentation/admin-guide/pm/
H A Dintel_epb.rst40 example, SMT siblings or cores in one package). For this reason, updating the
/linux/Documentation/translations/zh_CN/core-api/
H A Dworkqueue.rst332 CPU被按SMT边界分组。这通常意味着每个物理CPU核上的各逻辑CPU会
551 SMT
/linux/tools/perf/Documentation/
H A Dperf-sched.txt146 (eg: `SMT`, `MC`, `DIE`...), the scheduler computes statistics under
160 CPU 0, DOMAIN SMT CPUS 0,64
277 CPU <ALL CPUS SUMMARY>, DOMAIN SMT
H A Dperf-amd-ibs.txt24 per-smt-thread i.e. each SMT hardware thread contains standalone IBS units.
/linux/Documentation/admin-guide/media/
H A Dcx88-cardlist.rst354 - Samsung SMT 7020 DVB-S
/linux/arch/powerpc/kernel/
H A Dsmp.c1724 SDTL_INIT(tl_smallcore_smt_mask, powerpc_smt_flags, SMT); in build_sched_topology()
1726 powerpc_topology[i++] = SDTL_INIT(tl_smt_mask, powerpc_smt_flags, SMT); in build_sched_topology()
/linux/Documentation/arch/powerpc/
H A Delf_hwcaps.rst134 The processor implements SMT.

12