Home
last modified time | relevance | path

Searched refs:RING_MI_MODE (Results 1 – 5 of 5) sorted by relevance

/linux/drivers/gpu/drm/xe/regs/
H A Dxe_engine_regs.h79 #define RING_MI_MODE(base) XE_REG((base) + 0x9c) macro
/linux/drivers/gpu/drm/i915/gt/
H A Dintel_engine_cs.c1628 const i915_reg_t mode = RING_MI_MODE(engine->mmio_base); in __intel_engine_stop_cs()
1695 ENGINE_WRITE_FW(engine, RING_MI_MODE, REG_MASKED_FIELD_DISABLE(STOP_RING)); in intel_engine_cancel_stop_cs()
1856 !(ENGINE_READ(engine, RING_MI_MODE) & MODE_IDLE)) in ring_is_idle()
2101 ENGINE_READ(engine, RING_MI_MODE), in intel_engine_print_registers()
2102 ENGINE_READ(engine, RING_MI_MODE) & (MODE_IDLE) ? " [idle]" : ""); in intel_engine_print_registers()
/linux/drivers/gpu/drm/xe/
H A Dxe_hw_engine.c343 xe_hw_engine_mmio_write32(hwe, RING_MI_MODE(0), in xe_hw_engine_enable_ring()
345 xe_hw_engine_mmio_read32(hwe, RING_MI_MODE(0)); in xe_hw_engine_enable_ring()
/linux/drivers/gpu/drm/i915/
H A Di915_pmu.c386 val = ENGINE_READ_FW(engine, RING_MI_MODE); in gen3_engine_sample()
/linux/drivers/gpu/drm/i915/gt/uc/
H A Dintel_guc_capture.c71 { RING_MI_MODE(0), 0, 0, "MODE" }, \