Home
last modified time | relevance | path

Searched refs:REG_UPDATE_2 (Results 1 – 22 of 22) sorted by relevance

/linux/drivers/gpu/drm/amd/display/dc/dccg/dcn314/
H A Ddcn314_dccg.c124 REG_UPDATE_2(OTG_PIXEL_RATE_DIV, in dccg314_set_pixel_rate_div()
129 REG_UPDATE_2(OTG_PIXEL_RATE_DIV, in dccg314_set_pixel_rate_div()
134 REG_UPDATE_2(OTG_PIXEL_RATE_DIV, in dccg314_set_pixel_rate_div()
139 REG_UPDATE_2(OTG_PIXEL_RATE_DIV, in dccg314_set_pixel_rate_div()
167 REG_UPDATE_2(DTBCLK_P_CNTL, in dccg314_set_dtbclk_p_src()
176 REG_UPDATE_2(DTBCLK_P_CNTL, in dccg314_set_dtbclk_p_src()
185 REG_UPDATE_2(DTBCLK_P_CNTL, in dccg314_set_dtbclk_p_src()
194 REG_UPDATE_2(DTBCLK_P_CNTL, in dccg314_set_dtbclk_p_src()
241 REG_UPDATE_2(OTG_PIXEL_RATE_CNTL[params->otg_inst], in dccg314_set_dtbclk_dto()
264 REG_UPDATE_2(DPSTREAMCLK_CNTL, in dccg314_set_dpstreamclk()
[all …]
/linux/drivers/gpu/drm/amd/display/dc/dcn30/
H A Ddcn30_afmt.c59 REG_UPDATE_2(AFMT_AUDIO_PACKET_CONTROL2, in afmt3_setup_hdmi_audio()
66 REG_UPDATE_2(AFMT_60958_0, in afmt3_setup_hdmi_audio()
181 REG_UPDATE_2(AFMT_AUDIO_PACKET_CONTROL2, in afmt3_setup_dp_audio()
H A Ddcn30_mmhubbub.c152 REG_UPDATE_2(MCIF_WB_BUF_PITCH, MCIF_WB_BUF_LUMA_PITCH, params->luma_pitch >> 8, in mmhubbub3_config_mcif_buf()
/linux/drivers/gpu/drm/amd/display/dc/dcn31/
H A Ddcn31_vpg.c59 REG_UPDATE_2(VPG_MEM_PWR, VPG_GSP_MEM_LIGHT_SLEEP_DIS, 0, VPG_GSP_LIGHT_SLEEP_FORCE, 1); in vpg31_powerdown()
74 REG_UPDATE_2(VPG_MEM_PWR, VPG_GSP_MEM_LIGHT_SLEEP_DIS, 1, VPG_GSP_LIGHT_SLEEP_FORCE, 0); in vpg31_poweron()
H A Ddcn31_afmt.c64 REG_UPDATE_2(AFMT_MEM_PWR, AFMT_MEM_PWR_DIS, 0, AFMT_MEM_PWR_FORCE, 1); in afmt31_powerdown()
74 REG_UPDATE_2(AFMT_MEM_PWR, AFMT_MEM_PWR_DIS, 1, AFMT_MEM_PWR_FORCE, 0); in afmt31_poweron()
/linux/drivers/gpu/drm/amd/display/dc/dsc/dcn35/
H A Ddcn35_dsc.c92 REG_UPDATE_2(DSCC_MEM_POWER_CONTROL, in dsc35_enable()
106 REG_UPDATE_2(DSCRM_DSC_FORWARD_CONFIG, in dsc35_enable()
/linux/drivers/gpu/drm/amd/display/dc/hwss/dce/
H A Ddce_hwseq.c186 REG_UPDATE_2(PHYPLL_PIXEL_RATE_CNTL[tg_inst], in dce_crtc_switch_to_clk_src()
196 REG_UPDATE_2(PIXEL_RATE_CNTL[tg_inst], in dce_crtc_switch_to_clk_src()
/linux/drivers/gpu/drm/amd/display/dc/dccg/dcn20/
H A Ddcn20_dccg.c113 REG_UPDATE_2(OTG_PIXEL_RATE_CNTL[otg_inst], in dccg2_otg_add_pixel()
125 REG_UPDATE_2(OTG_PIXEL_RATE_CNTL[otg_inst], in dccg2_otg_drop_pixel()
/linux/drivers/gpu/drm/amd/display/dc/dce/
H A Ddce_link_encoder.c387 REG_UPDATE_2(DP_DPHY_PRBS_CNTL, in set_dp_phy_pattern_symbol_error()
407 REG_UPDATE_2(DP_DPHY_PRBS_CNTL, in set_dp_phy_pattern_prbs7()
724 REG_UPDATE_2(DP_SEC_CNTL1, in dce110_psr_program_secondary_packet()
1675 REG_UPDATE_2(DP_MSE_SAT0, in dce110_link_encoder_update_mst_stream_allocation_table()
1689 REG_UPDATE_2(DP_MSE_SAT0, in dce110_link_encoder_update_mst_stream_allocation_table()
1703 REG_UPDATE_2(DP_MSE_SAT1, in dce110_link_encoder_update_mst_stream_allocation_table()
1717 REG_UPDATE_2(DP_MSE_SAT1, in dce110_link_encoder_update_mst_stream_allocation_table()
H A Ddce_panel_cntl.c237 REG_UPDATE_2(BL_PWM_GRP1_REG_LOCK, in dce_driver_set_backlight()
H A Ddce_clock_source.c834 REG_UPDATE_2(PIXCLK_RESYNC_CNTL, in dce112_program_pixel_clk_resync()
1000 REG_UPDATE_2(PIXEL_RATE_CNTL[inst], in dcn31_program_pix_clk()
1004 REG_UPDATE_2(PIXEL_RATE_CNTL[inst], in dcn31_program_pix_clk()
1354 REG_UPDATE_2(PIXEL_RATE_CNTL[inst], in dcn3_program_pix_clk()
/linux/drivers/gpu/drm/amd/display/dc/dcn20/
H A Ddcn20_dwb.c78 REG_UPDATE_2(CNV_SOURCE_SIZE, CNV_SOURCE_WIDTH, params->cnv_params.src_width, in dwb2_config_dwb_cnv()
256 REG_UPDATE_2(WBSCL_MODE, WBSCL_MODE, params->out_format, in dwb2_set_scaler()
/linux/drivers/gpu/drm/amd/display/dc/gpio/
H A Dhw_generic.c76 REG_UPDATE_2(mux, in set_config()
H A Dhw_hpd.c97 REG_UPDATE_2(toggle_filt_cntl, in dal_hw_hpd_set_config()
H A Dhw_ddc.c192 REG_UPDATE_2(ddc_setup, in set_config()
/linux/drivers/gpu/drm/amd/display/dc/dcn201/
H A Ddcn201_mpc.c51 REG_UPDATE_2(MUX[opp_id], in mpc201_set_out_rate_control()
/linux/drivers/gpu/drm/amd/display/dc/optc/dcn301/
H A Ddcn301_optc.c67 REG_UPDATE_2(OTG_V_TOTAL_CONTROL, in optc301_set_drr()
/linux/drivers/gpu/drm/amd/display/dmub/src/
H A Ddmub_reg.h92 #define REG_UPDATE_2(reg, f1, v1, f2, v2) \ macro
/linux/drivers/gpu/drm/amd/display/dc/mmhubbub/dcn32/
H A Ddcn32_mmhubbub.c152 REG_UPDATE_2(MCIF_WB_BUF_PITCH, MCIF_WB_BUF_LUMA_PITCH, params->luma_pitch >> 8, in mmhubbub32_config_mcif_buf()
/linux/drivers/gpu/drm/amd/display/dc/dwb/dcn30/
H A Ddcn30_dwb_cm.c179 REG_UPDATE_2(DWB_OGAM_LUT_CONTROL, in dwb3_configure_ogam_lut()
/linux/drivers/gpu/drm/amd/display/dc/dsc/dcn401/
H A Ddcn401_dsc.c163 REG_UPDATE_2(DSCRM_DSC_FORWARD_CONFIG, in dsc401_enable()
/linux/drivers/gpu/drm/amd/display/dc/dsc/dcn20/
H A Ddcn20_dsc.c246 REG_UPDATE_2(DSCRM_DSC_FORWARD_CONFIG, in dsc2_enable()