Home
last modified time | relevance | path

Searched refs:REG_TXPAUSE (Results 1 – 25 of 34) sorted by relevance

12

/linux/drivers/net/wireless/realtek/rtl8xxxu/
H A D8188f.c806 rtl8xxxu_write8(priv, REG_TXPAUSE, 0xff); in rtl8188f_phy_lc_calibrate()
830 rtl8xxxu_write8(priv, REG_TXPAUSE, 0x00); in rtl8188f_phy_lc_calibrate()
1080 REG_TXPAUSE, REG_BEACON_CTRL, in rtl8188fu_phy_iqcalibrate()
1465 rtl8xxxu_write8(priv, REG_TXPAUSE, 0xff); in rtl8188fu_active_to_lps()
1618 rtl8xxxu_write8(priv, REG_TXPAUSE, 0x00); in rtl8188f_enable_rf()
H A D8192f.c1262 REG_TXPAUSE, REG_BEACON_CTRL, in rtl8192fu_phy_iqcalibrate()
1301 rtl8xxxu_write8(priv, REG_TXPAUSE, 0xff); in rtl8192fu_phy_iqcalibrate()
1792 rtl8xxxu_write8(priv, REG_TXPAUSE, 0xff); in rtl8192fu_active_to_lps()
1911 rtl8xxxu_write8(priv, REG_TXPAUSE, 0x00); in rtl8192f_enable_rf()
H A D8192e.c1068 REG_TXPAUSE, REG_BEACON_CTRL, in rtl8192eu_phy_iqcalibrate()
1445 rtl8xxxu_write8(priv, REG_TXPAUSE, 0xff); in rtl8192eu_active_to_lps()
1672 rtl8xxxu_write8(priv, REG_TXPAUSE, 0x00); in rtl8192e_enable_rf()
H A D8710b.c1273 REG_TXPAUSE, REG_BEACON_CTRL, in rtl8710bu_phy_iqcalibrate()
1560 rtl8xxxu_write8(priv, REG_TXPAUSE, 0xff); in rtl8710bu_active_to_lps()
1732 rtl8xxxu_write8(priv, REG_TXPAUSE, 0x00); in rtl8710b_enable_rf()
H A Dcore.c1091 rtl8xxxu_write8(priv, REG_TXPAUSE, 0x00); in rtl8xxxu_gen1_enable_rf()
3200 REG_TXPAUSE, REG_BEACON_CTRL, in rtl8xxxu_phy_iqcalibrate()
3529 rtl8xxxu_write8(priv, REG_TXPAUSE, 0xff); in rtl8723a_phy_lc_calibrate()
3555 rtl8xxxu_write8(priv, REG_TXPAUSE, 0x00); in rtl8723a_phy_lc_calibrate()
3644 rtl8xxxu_write8(priv, REG_TXPAUSE, 0xff); in rtl8xxxu_active_to_lps()
3720 rtl8xxxu_write8(priv, REG_TXPAUSE, 0xff); in rtl8xxxu_flush_fifo()
7455 rtl8xxxu_write8(priv, REG_TXPAUSE, 0xff); in rtl8xxxu_stop()
7469 rtl8xxxu_write8(priv, REG_TXPAUSE, 0xff); in rtl8xxxu_stop()
H A D8723b.c912 REG_TXPAUSE, REG_BEACON_CTRL, in rtl8723bu_phy_iqcalibrate()
/linux/drivers/net/wireless/realtek/rtw88/
H A Dwow.c283 rtw_wow->txpause = rtw_read8(rtwdev, REG_TXPAUSE); in rtw_wow_bb_stop()
284 rtw_write8(rtwdev, REG_TXPAUSE, 0xff); in rtw_wow_bb_stop()
293 rtw_write8(rtwdev, REG_TXPAUSE, rtw_wow->txpause); in rtw_wow_bb_start()
H A Drtw8723x.c48 rtw_write8(rtwdev, REG_TXPAUSE, 0xFF); in __rtw8723x_lck()
63 rtw_write8(rtwdev, REG_TXPAUSE, 0x00); in __rtw8723x_lck()
H A Drtw8814a.c755 mac_reg_522 = rtw_read8(rtwdev, REG_TXPAUSE); in rtw8814a_adc_clk()
758 rtw_write8(rtwdev, REG_TXPAUSE, 0x3f); in rtw8814a_adc_clk()
843 rtw_write8(rtwdev, REG_TXPAUSE, mac_reg_522); in rtw8814a_adc_clk()
1510 rtw_write8(rtwdev, REG_TXPAUSE, 0x3f); in rtw8814a_iqk_configure_mac()
H A Drtw8812a.c90 rtw_write8(rtwdev, REG_TXPAUSE, 0xff); in rtw8812a_do_lck()
113 rtw_write8(rtwdev, REG_TXPAUSE, 0); in rtw8812a_do_lck()
H A Dreg.h466 #define REG_TXPAUSE 0x0522 macro
/linux/drivers/net/wireless/realtek/rtlwifi/rtl8192ce/
H A Dphy.c365 rtl_write_byte(rtlpriv, REG_TXPAUSE, 0xFF); in _rtl92ce_phy_lc_calibrate()
395 rtl_write_byte(rtlpriv, REG_TXPAUSE, 0x00); in _rtl92ce_phy_lc_calibrate()
H A Dreg.h201 #define REG_TXPAUSE 0x0522 macro
/linux/drivers/net/wireless/realtek/rtlwifi/rtl8723ae/
H A Dphy.c1267 rtl_write_byte(rtlpriv, REG_TXPAUSE, 0xFF); in _rtl8723e_phy_lc_calibrate()
1297 rtl_write_byte(rtlpriv, REG_TXPAUSE, 0x00); in _rtl8723e_phy_lc_calibrate()
1517 rtl_write_byte(rtlpriv, REG_TXPAUSE, 0x00); in rtl8723e_phy_set_rf_on()
1526 rtl_write_byte(rtlpriv, REG_TXPAUSE, 0xFF); in _rtl8723e_phy_set_rf_sleep()
1541 rtl_write_byte(rtlpriv, REG_TXPAUSE, 0x00); in _rtl8723e_phy_set_rf_sleep()
H A Dreg.h191 #define REG_TXPAUSE 0x0522 macro
/linux/drivers/net/wireless/realtek/rtlwifi/rtl8192cu/
H A Dphy.c346 rtl_write_byte(rtlpriv, REG_TXPAUSE, 0xFF); in _rtl92cu_phy_lc_calibrate()
369 rtl_write_byte(rtlpriv, REG_TXPAUSE, 0x00); in _rtl92cu_phy_lc_calibrate()
H A Dhw.c940 rtl_write_byte(rtlpriv, REG_TXPAUSE, 0xFF); in disable_rfafeandresetbb()
1141 rtl_write_byte(rtlpriv, REG_TXPAUSE, in _rtl92cu_stop_tx_beacon()
1142 rtl_read_byte(rtlpriv, REG_TXPAUSE) | BIT(6)); in _rtl92cu_stop_tx_beacon()
1161 rtl_write_byte(rtlpriv, REG_TXPAUSE, in _rtl92cu_resume_tx_beacon()
1162 rtl_read_byte(rtlpriv, REG_TXPAUSE) & (~BIT(6))); in _rtl92cu_resume_tx_beacon()
/linux/drivers/staging/rtl8723bs/include/
H A Dhal_com_reg.h109 #define REG_TXPAUSE 0x0522 macro
/linux/drivers/net/wireless/realtek/rtlwifi/rtl8723be/
H A Dphy.c2196 rtl_write_byte(rtlpriv, REG_TXPAUSE, 0xFF); in _rtl8723be_phy_lc_calibrate()
2232 rtl_write_byte(rtlpriv, REG_TXPAUSE, 0x00); in _rtl8723be_phy_lc_calibrate()
2500 rtl_write_byte(rtlpriv, REG_TXPAUSE, 0x00); in rtl8723be_phy_set_rf_on()
2507 rtl_write_byte(rtlpriv, REG_TXPAUSE, 0xFF); in _rtl8723be_phy_set_rf_sleep()
/linux/drivers/net/wireless/realtek/rtlwifi/rtl8188ee/
H A Dphy.c1833 rtl_write_byte(rtlpriv, REG_TXPAUSE, 0xFF); in _rtl88e_phy_lc_calibrate()
1863 rtl_write_byte(rtlpriv, REG_TXPAUSE, 0x00); in _rtl88e_phy_lc_calibrate()
2138 rtl_write_byte(rtlpriv, REG_TXPAUSE, 0x00); in rtl88ee_phy_set_rf_on()
2145 rtl_write_byte(rtlpriv, REG_TXPAUSE, 0xFF); in _rtl88ee_phy_set_rf_sleep()
/linux/drivers/staging/rtl8723bs/hal/
H A Drtl8723b_hal_init.c894 pHalData->RegTxPause = rtw_read8(padapter, REG_TXPAUSE); in rtl8723b_InitBeaconParameters()
2386 rtw_write8(padapter, REG_TXPAUSE, *val); in SetHwReg8723B()
2646 rtw_write8(padapter, REG_TXPAUSE, 0xff); in SetHwReg8723B()
2771 *val = rtw_read8(padapter, REG_TXPAUSE); in GetHwReg8723B()
/linux/drivers/net/wireless/realtek/rtlwifi/rtl8192du/
H A Dhw.c769 rtl_write_byte(rtlpriv, REG_TXPAUSE, 0); in rtl92du_hw_init()
1134 rtl_write_byte(rtlpriv, REG_TXPAUSE, 0xff); in rtl92du_card_disable()
/linux/drivers/net/wireless/realtek/rtlwifi/rtl8192c/
H A Dphy_common.c1582 rtl_write_byte(rtlpriv, REG_TXPAUSE, 0x00); in rtl92ce_phy_set_rf_on()
1592 rtl_write_byte(rtlpriv, REG_TXPAUSE, 0xFF); in _rtl92c_phy_set_rf_sleep()
1607 rtl_write_byte(rtlpriv, REG_TXPAUSE, 0x00); in _rtl92c_phy_set_rf_sleep()
/linux/drivers/net/wireless/realtek/rtlwifi/rtl8192d/
H A Dreg.h236 #define REG_TXPAUSE 0x0522 macro
/linux/drivers/net/wireless/realtek/rtlwifi/rtl8192ee/
H A Dreg.h274 #define REG_TXPAUSE 0x0522 macro

12