| /linux/arch/arm/boot/dts/samsung/ |
| H A D | s3c64xx.dtsi | 135 clocks = <&clocks PCLK_UART1>, <&clocks PCLK_UART1>,
|
| /linux/include/dt-bindings/clock/ |
| H A D | samsung,s3c64xx-clock.h | 87 #define PCLK_UART1 72 macro
|
| H A D | rk3036-cru.h | 70 #define PCLK_UART1 342 macro
|
| H A D | exynos7-clk.h | 93 #define PCLK_UART1 1 macro
|
| H A D | rk3128-cru.h | 109 #define PCLK_UART1 342 macro
|
| H A D | rk3228-cru.h | 108 #define PCLK_UART1 342 macro
|
| H A D | rockchip,rk3506-cru.h | 113 #define PCLK_UART1 100 macro
|
| H A D | rv1108-cru.h | 117 #define PCLK_UART1 266 macro
|
| H A D | rk3308-cru.h | 177 #define PCLK_UART1 198 macro
|
| H A D | rk3328-cru.h | 142 #define PCLK_UART1 211 macro
|
| H A D | px30-cru.h | 152 #define PCLK_UART1 329 macro
|
| H A D | rk3288-cru.h | 134 #define PCLK_UART1 342 macro
|
| H A D | rk3368-cru.h | 127 #define PCLK_UART1 342 macro
|
| H A D | rockchip,rv1126b-cru.h | 316 #define PCLK_UART1 303 macro
|
| H A D | rockchip,rk3528-cru.h | 247 #define PCLK_UART1 235 macro
|
| H A D | rockchip,rv1126-cru.h | 45 #define PCLK_UART1 32 macro
|
| H A D | rockchip,rk3576-cru.h | 514 #define PCLK_UART1 496 macro
|
| H A D | rk3399-cru.h | 248 #define PCLK_UART1 353 macro
|
| H A D | rockchip,rk3588-cru.h | 174 #define PCLK_UART1 159 macro
|
| H A D | rk3568-cru.h | 348 #define PCLK_UART1 284 macro
|
| /linux/drivers/clk/rockchip/ |
| H A D | clk-rk3036.c | 419 GATE(PCLK_UART1, "pclk_uart1", "pclk_peri", 0, RK2928_CLKGATE_CON(8), 1, GFLAGS),
|
| H A D | clk-rk3128.c | 503 GATE(PCLK_UART1, "pclk_uart1", "pclk_peri", 0, RK2928_CLKGATE_CON(8), 1, GFLAGS),
|
| H A D | clk-rk3228.c | 614 GATE(PCLK_UART1, "pclk_uart1", "pclk_cpu", 0, RK2928_CLKGATE_CON(9), 13, GFLAGS),
|
| H A D | clk-rv1108.c | 607 GATE(PCLK_UART1, "pclk_uart1", "pclk_bus_pre", 0,
|
| /linux/arch/arm/boot/dts/rockchip/ |
| H A D | rk3xxx.dtsi | 125 clocks = <&cru SCLK_UART1>, <&cru PCLK_UART1>;
|