Home
last modified time | relevance | path

Searched refs:MC_PMG_CMD_MRS1 (Results 1 – 10 of 10) sorted by relevance

/linux/drivers/gpu/drm/radeon/
H A Dbtcd.h161 #define MC_PMG_CMD_MRS1 0x2b44 macro
H A Dbtc_dpm.c1860 case MC_PMG_CMD_MRS1 >> 2: in btc_check_s0_mc_reg_index()
1925 tmp = RREG32(MC_PMG_CMD_MRS1); in btc_set_mc_special_registers()
1926 table->mc_reg_address[j].s1 = MC_PMG_CMD_MRS1 >> 2; in btc_set_mc_special_registers()
2010 WREG32(MC_SEQ_PMG_CMD_MRS1_LP, RREG32(MC_PMG_CMD_MRS1)); in btc_initialize_mc_reg_table()
H A Dnid.h819 #define MC_PMG_CMD_MRS1 0x2b44 macro
H A Dni_dpm.c2752 temp_reg = RREG32(MC_PMG_CMD_MRS1); in ni_set_mc_special_registers()
2753 table->mc_reg_address[j].s1 = MC_PMG_CMD_MRS1 >> 2; in ni_set_mc_special_registers()
2806 case MC_PMG_CMD_MRS1 >> 2: in ni_check_s0_mc_reg_index()
2892 WREG32(MC_SEQ_PMG_CMD_MRS1_LP, RREG32(MC_PMG_CMD_MRS1)); in ni_initialize_mc_reg_table()
H A Dcikd.h712 #define MC_PMG_CMD_MRS1 0x2b44 macro
H A Dsi_dpm.c5348 temp_reg = RREG32(MC_PMG_CMD_MRS1); in si_set_mc_special_registers()
5349 table->mc_reg_address[j].s1 = MC_PMG_CMD_MRS1 >> 2; in si_set_mc_special_registers()
5404 case MC_PMG_CMD_MRS1 >> 2: in si_check_s0_mc_reg_index()
5494 WREG32(MC_SEQ_PMG_CMD_MRS1_LP, RREG32(MC_PMG_CMD_MRS1)); in si_initialize_mc_reg_table()
H A Dci_dpm.c4337 temp_reg = RREG32(MC_PMG_CMD_MRS1); in ci_set_mc_special_registers()
4338 table->mc_reg_address[j].s1 = MC_PMG_CMD_MRS1 >> 2; in ci_set_mc_special_registers()
4412 case MC_PMG_CMD_MRS1 >> 2: in ci_check_s0_mc_reg_index()
4601 WREG32(MC_SEQ_PMG_CMD_MRS1_LP, RREG32(MC_PMG_CMD_MRS1)); in ci_initialize_mc_reg_table()
H A Devergreend.h337 #define MC_PMG_CMD_MRS1 0x2b44 macro
H A Dcypress_dpm.c1015 eg_pi->mc_reg_table.mc_reg_address[i].s1 = MC_PMG_CMD_MRS1 >> 2; in cypress_set_mc_reg_address_table()
/linux/drivers/gpu/drm/amd/pm/legacy-dpm/
H A Dsi_dpm.c5936 temp_reg = RREG32(MC_PMG_CMD_MRS1); in si_set_mc_special_registers()
5937 table->mc_reg_address[j].s1 = MC_PMG_CMD_MRS1; in si_set_mc_special_registers()
5989 case MC_PMG_CMD_MRS1: in si_check_s0_mc_reg_index()
6079 WREG32(MC_SEQ_PMG_CMD_MRS1_LP, RREG32(MC_PMG_CMD_MRS1)); in si_initialize_mc_reg_table()