Home
last modified time | relevance | path

Searched refs:IS_BROADWELL (Results 1 – 25 of 42) sorted by relevance

12

/linux/drivers/gpu/drm/i915/soc/
H A Dintel_pch.c33 !IS_HASWELL(dev_priv) && !IS_BROADWELL(dev_priv)); in intel_pch_type()
40 !IS_HASWELL(dev_priv) && !IS_BROADWELL(dev_priv)); in intel_pch_type()
47 !IS_HASWELL(dev_priv) && !IS_BROADWELL(dev_priv)); in intel_pch_type()
55 !IS_HASWELL(dev_priv) && !IS_BROADWELL(dev_priv)); in intel_pch_type()
186 else if (IS_HASWELL(dev_priv) || IS_BROADWELL(dev_priv)) in intel_virt_detect_pch()
H A Dintel_dram.c754 if (!(IS_HASWELL(i915) || IS_BROADWELL(i915) || GRAPHICS_VER(i915) >= 9)) in intel_dram_edram_detect()
/linux/drivers/gpu/drm/i915/display/
H A Dhsw_ips.c36 if (IS_BROADWELL(i915)) { in hsw_ips_enable()
70 if (IS_BROADWELL(i915)) { in hsw_ips_disable()
209 if (IS_BROADWELL(i915) && in hsw_crtc_state_ips_capable()
241 if (IS_BROADWELL(i915)) { in hsw_ips_compute_config()
H A Di9xx_plane.c117 if (IS_BROADWELL(dev_priv) || IS_HASWELL(dev_priv)) in i9xx_plane_has_fbc()
293 if (!IS_HASWELL(dev_priv) && !IS_BROADWELL(dev_priv)) { in i9xx_check_plane_surface()
306 if (IS_HASWELL(dev_priv) || IS_BROADWELL(dev_priv)) { in i9xx_check_plane_surface()
485 if (IS_HASWELL(dev_priv) || IS_BROADWELL(dev_priv)) { in i9xx_plane_update_arm()
911 else if (IS_BROADWELL(dev_priv) || IS_HASWELL(dev_priv)) in intel_primary_plane_create()
926 if (IS_BROADWELL(dev_priv) || IS_HASWELL(dev_priv)) in intel_primary_plane_create()
955 } else if (IS_BROADWELL(dev_priv)) { in intel_primary_plane_create()
1105 if (IS_HASWELL(dev_priv) || IS_BROADWELL(dev_priv)) { in i9xx_get_initial_plane_config()
H A Dintel_display_device.h128 #define HAS_DOUBLE_BUFFERED_M_N(i915) (DISPLAY_VER(i915) >= 9 || IS_BROADWELL(i915))
143 #define HAS_IPS(i915) (IS_HASWELL_ULT(i915) || IS_BROADWELL(i915))
H A Dintel_pch_refclk.c407 if (IS_BROADWELL(dev_priv) && in spll_uses_pch_ssc()
426 if ((IS_BROADWELL(dev_priv) || IS_HASWELL_ULT(dev_priv)) && in wrpll_uses_pch_ssc()
H A Dintel_display_power.c1929 } else if (IS_BROADWELL(i915) || IS_HASWELL(i915)) { in intel_power_domains_init_hw()
2231 } else if (IS_HASWELL(i915) || IS_BROADWELL(i915)) { in intel_display_power_suspend_late()
2246 } else if (IS_HASWELL(i915) || IS_BROADWELL(i915)) { in intel_display_power_resume_early()
2263 } else if (IS_HASWELL(i915) || IS_BROADWELL(i915)) { in intel_display_power_suspend()
2287 } else if (IS_HASWELL(i915) || IS_BROADWELL(i915)) { in intel_display_power_resume()
H A Dintel_dp_aux.c186 if (IS_BROADWELL(i915)) in g4x_get_aux_send_ctl()
804 else if (IS_BROADWELL(i915) || IS_HASWELL(i915)) in intel_dp_aux_init()
H A Dintel_cdclk.c2699 IS_BROADWELL(dev_priv) || IS_HASWELL(dev_priv)) in intel_pixel_rate_to_cdclk()
2777 if (IS_BROADWELL(dev_priv) && hsw_crtc_state_ips_capable(crtc_state)) in intel_crtc_compute_min_cdclk()
2792 } else if (DISPLAY_VER(dev_priv) == 9 || IS_BROADWELL(dev_priv)) { in intel_crtc_compute_min_cdclk()
3383 IS_BROADWELL(dev_priv) || IS_HASWELL(dev_priv)) in intel_compute_max_dotclk()
3439 } else if (IS_BROADWELL(dev_priv)) { in intel_update_max_cdclk()
3794 } else if (IS_BROADWELL(dev_priv)) { in intel_init_cdclk_hooks()
H A Dintel_fbc.c778 if (IS_BROADWELL(i915) || in intel_fbc_stolen_end()
1412 if (IS_HASWELL(i915) || IS_BROADWELL(i915)) { in intel_fbc_check_plane()
1908 if (IS_BROADWELL(i915) || DISPLAY_VER(display) >= 9) in intel_sanitize_fbc_option()
H A Dintel_display.c931 (DISPLAY_VER(i915) == 9 || IS_BROADWELL(i915) || IS_HASWELL(i915)); in needs_async_flip_vtd_wa()
1718 if (DISPLAY_VER(dev_priv) >= 9 || IS_BROADWELL(dev_priv)) in hsw_crtc_enable()
2827 IS_BROADWELL(dev_priv) || IS_HASWELL(dev_priv)) in intel_pipe_is_interlaced()
3293 if (IS_BROADWELL(dev_priv)) in bdw_set_pipe_misc()
3886 if (IS_BROADWELL(dev_priv) || IS_HASWELL(dev_priv)) in hsw_get_pipe_config()
4327 IS_BROADWELL(dev_priv) || IS_HASWELL(dev_priv)) { in intel_crtc_atomic_check()
5837 return IS_BROADWELL(dev_priv) || IS_HASWELL(dev_priv) || in active_planes_affects_min_cdclk()
6801 IS_BROADWELL(dev_priv) || IS_HASWELL(dev_priv)) in intel_pipe_fastset()
6830 if (DISPLAY_VER(dev_priv) >= 9 || IS_BROADWELL(dev_priv)) in commit_pipe_pre_planes()
8021 IS_BROADWELL(dev_priv) || IS_HASWELL(dev_priv)) { in intel_mode_valid()
H A Dintel_sprite.c855 if (IS_HASWELL(dev_priv) || IS_BROADWELL(dev_priv)) { in ivb_sprite_update_arm()
1629 if (IS_BROADWELL(dev_priv) || IS_HASWELL(dev_priv)) { in intel_sprite_plane_create()
H A Dintel_display_debugfs.c733 } else if (IS_HASWELL(i915) || IS_BROADWELL(i915)) { in i915_lpsp_status()
1137 else if (IS_HASWELL(i915) || IS_BROADWELL(i915)) in i915_lpsp_capability_show()
/linux/drivers/gpu/drm/i915/gvt/
H A Ddisplay.c423 if (IS_BROADWELL(dev_priv)) { in emulate_monitor_status_change()
449 if (IS_BROADWELL(dev_priv)) { in emulate_monitor_status_change()
475 if (IS_BROADWELL(dev_priv)) { in emulate_monitor_status_change()
495 if (IS_BROADWELL(dev_priv)) in emulate_monitor_status_change()
505 if (IS_BROADWELL(dev_priv)) in emulate_monitor_status_change()
H A Dcmd_parser.c927 (IS_BROADWELL(gvt->gt->i915) && in cmd_reg_handler()
939 if (IS_BROADWELL(gvt->gt->i915) && offset == 0x215c) in cmd_reg_handler()
1053 if (IS_BROADWELL(s->engine->i915) && s->engine->id != RCS0) { in cmd_handler_lri()
1075 if (IS_BROADWELL(s->engine->i915)) in cmd_handler_lrr()
1103 if (IS_BROADWELL(s->engine->i915)) in cmd_handler_lrm()
1453 if (IS_BROADWELL(s->engine->i915)) in decode_mi_display_flip()
H A Dinterrupt.c629 if (IS_BROADWELL(gvt->gt->i915)) { in gen8_init_irq()
H A Dscheduler.c218 if (IS_BROADWELL(gvt->gt->i915) && workload->engine->id == RCS0) in populate_shadow_context()
977 if (IS_BROADWELL(rq->i915) && rq->engine->id == RCS0) in update_guest_context()
/linux/drivers/gpu/drm/i915/
H A Di915_drv.h516 #define IS_BROADWELL(i915) IS_PLATFORM(i915, INTEL_BROADWELL) macro
565 #define IS_BROADWELL_GT3(i915) (IS_BROADWELL(i915) && \
678 (IS_BROADWELL(i915) || GRAPHICS_VER(i915) == 9)
H A Dintel_device_info.c236 if (IS_HASWELL(i915) || IS_BROADWELL(i915)) { in intel_device_info_subplatform_init()
H A Dintel_clock_gating.c760 else if (IS_BROADWELL(i915)) in intel_clock_gating_hooks_init()
/linux/drivers/gpu/drm/xe/compat-i915-headers/
H A Di915_drv.h49 #define IS_BROADWELL(dev_priv) (dev_priv && 0) macro
/linux/drivers/gpu/drm/i915/gt/
H A Dintel_sseu_debugfs.c257 else if (IS_BROADWELL(i915)) in intel_sseu_status()
H A Dintel_gtt.c446 if (IS_BROADWELL(i915)) in gtt_write_workarounds()
H A Dintel_rps.c806 else if (IS_HASWELL(i915) || IS_BROADWELL(i915)) in gen6_rps_set()
1185 if (IS_HASWELL(i915) || IS_BROADWELL(i915) || in gen6_rps_init()
2086 else if (IS_HASWELL(i915) || IS_BROADWELL(i915)) in intel_rps_get_cagf()
2279 if (IS_HASWELL(i915) || IS_BROADWELL(i915)) in rps_frequency_dump()
H A Dintel_rc6.c662 else if (IS_BROADWELL(i915)) in intel_rc6_enable()

12