Home
last modified time | relevance | path

Searched refs:INT_EN (Results 1 – 17 of 17) sorted by relevance

/linux/sound/drivers/
H A Dportman2x4.c124 #define INT_EN PP_CMD_IEN /* Interrupt enable. */ macro
205 * command = TXDATA0 | INT_EN; in portman_write_midi()
209 command |= INT_EN; in portman_write_midi()
276 cmdout = (port << 1) | INT_EN; /* Address + IE + No Strobe. */ in portman_read_midi()
351 int command = INT_EN; in portman_data_avail()
413 portman_write_command(pm, command | INT_EN); in portman_flush_input()
/linux/drivers/mmc/host/
H A Dushc.c114 #define INT_EN 1 macro
184 && test_bit(INT_EN, &ushc->flags) in int_callback()
192 if (!test_bit(INT_EN, &ushc->flags)) in int_callback()
392 set_bit(INT_EN, &ushc->flags); in ushc_enable_sdio_irq()
394 clear_bit(INT_EN, &ushc->flags); in ushc_enable_sdio_irq()
/linux/drivers/clocksource/
H A Dtimer-loongson1-pwm.c24 #define INT_EN BIT(5) macro
58 writel((INT_EN | PWM_OE | CNT_EN), timer_of_base(to) + PWM_CTRL); in ls1x_pwmtimer_start()
/linux/drivers/net/ethernet/oki-semi/pch_gbe/
H A Dpch_gbe_main.c455 iowrite32(PCH_GBE_INT_ENABLE_MASK, &hw->reg->INT_EN); in pch_gbe_mac_set_wol_event()
725 iowrite32(0, &hw->reg->INT_EN); in pch_gbe_irq_disable()
730 ioread32(&hw->reg->INT_EN)); in pch_gbe_irq_disable()
742 iowrite32(PCH_GBE_INT_ENABLE_MASK, &hw->reg->INT_EN); in pch_gbe_irq_enable()
745 ioread32(&hw->reg->INT_EN)); in pch_gbe_irq_enable()
1259 int_st = int_st & ioread32(&hw->reg->INT_EN); in pch_gbe_intr()
1271 int_en = ioread32(&hw->reg->INT_EN); in pch_gbe_intr()
1273 &hw->reg->INT_EN); in pch_gbe_intr()
1276 int_st = int_st & ioread32(&hw->reg->INT_EN); in pch_gbe_intr()
1290 int_en = ioread32(&hw->reg->INT_EN); in pch_gbe_intr()
[all …]
H A Dpch_gbe.h39 u32 INT_EN; member
/linux/drivers/net/ethernet/smsc/
H A Dsmsc911x.c1233 temp = smsc911x_reg_read(pdata, INT_EN); in smsc911x_poll()
1235 smsc911x_reg_write(pdata, INT_EN, temp); in smsc911x_poll()
1527 smsc911x_reg_write(pdata, INT_EN, 0); in smsc911x_disable_irq_chip()
1536 u32 inten = smsc911x_reg_read(pdata, INT_EN); in smsc911x_irqhandler()
1541 temp = smsc911x_reg_read(pdata, INT_EN); in smsc911x_irqhandler()
1543 smsc911x_reg_write(pdata, INT_EN, temp); in smsc911x_irqhandler()
1578 temp = smsc911x_reg_read(pdata, INT_EN); in smsc911x_irqhandler()
1580 smsc911x_reg_write(pdata, INT_EN, temp); in smsc911x_irqhandler()
1681 temp = smsc911x_reg_read(pdata, INT_EN); in smsc911x_open()
1683 smsc911x_reg_write(pdata, INT_EN, temp); in smsc911x_open()
[all …]
H A Dsmsc911x.h140 #define INT_EN 0x5C macro
/linux/drivers/gpu/drm/vc4/
H A Dvc4_dsi.c1261 DSI_PORT_WRITE(INT_EN, (DSI0_INTERRUPTS_ALWAYS_ENABLED | in vc4_dsi_host_transfer()
1264 DSI_PORT_WRITE(INT_EN, in vc4_dsi_host_transfer()
1273 DSI_PORT_WRITE(INT_EN, (DSI1_INTERRUPTS_ALWAYS_ENABLED | in vc4_dsi_host_transfer()
1276 DSI_PORT_WRITE(INT_EN, (DSI1_INTERRUPTS_ALWAYS_ENABLED | in vc4_dsi_host_transfer()
1295 DSI_PORT_WRITE(INT_EN, DSI_PORT_BIT(INTERRUPTS_ALWAYS_ENABLED)); in vc4_dsi_host_transfer()
1341 DSI_PORT_WRITE(INT_EN, DSI_PORT_BIT(INTERRUPTS_ALWAYS_ENABLED));
1728 DSI_PORT_WRITE(INT_EN, DSI1_INTERRUPTS_ALWAYS_ENABLED); in vc4_dsi_bind()
/linux/drivers/comedi/drivers/
H A Dni_pcidio.c249 #define INT_EN (COUNT_EXPIRED | WAITED | PRIMARY_TC | SECONDARY_TC) macro
251 #define INT_EN (TRANSFER_READY | COUNT_EXPIRED | WAITED \ macro
412 flags &= INT_EN; in nidio_interrupt()
711 writeb(INT_EN, dev->mmio + INTERRUPT_CONTROL); in ni_pcidio_cmd()
/linux/drivers/thermal/qcom/
H A Dtsens.c738 ret = regmap_field_write(priv->rf[INT_EN], val); in tsens_enable_irq()
748 regmap_field_write(priv->rf[INT_EN], 0); in tsens_disable_irq()
990 priv->rf[INT_EN] = devm_regmap_field_alloc(dev, priv->tm_map, in init_common()
991 priv->fields[INT_EN]); in init_common()
992 if (IS_ERR(priv->rf[INT_EN])) { in init_common()
993 ret = PTR_ERR(priv->rf[INT_EN]); in init_common()
H A Dtsens-v2.c66 [INT_EN] = REG_FIELD(TM_INT_EN_OFF, 0, 2),
H A Dtsens-v1.c95 [INT_EN] = REG_FIELD(TM_INT_EN_OFF, 0, 0),
H A Dtsens-v0_1.c302 [INT_EN] = REG_FIELD(TM_INT_EN_OFF, 0, 0),
H A Dtsens.h176 INT_EN, /* v2+ has separate enables for crit, upper and lower irq */ enumerator
/linux/drivers/gpu/drm/imx/dcss/
H A Ddcss-ss.c59 #define INT_EN BIT(0) macro
/linux/drivers/scsi/mvsas/
H A Dmv_defs.h72 INT_EN = (1U << 1), /* Global int enable */ enumerator
H A Dmv_64xx.c426 mw32(MVS_GBL_CTL, tmp | INT_EN); in mvs_64xx_interrupt_enable()
435 mw32(MVS_GBL_CTL, tmp & ~INT_EN); in mvs_64xx_interrupt_disable()