Home
last modified time | relevance | path

Searched refs:GCC_QUPV3_WRAP0_S6_CLK (Results 1 – 25 of 28) sorted by relevance

12

/linux/include/dt-bindings/clock/
H A Dqcom,qdu1000-gcc.h78 #define GCC_QUPV3_WRAP0_S6_CLK 68 macro
H A Dqcom,sm7150-gcc.h83 #define GCC_QUPV3_WRAP0_S6_CLK 71 macro
H A Dqcom,sdx75-gcc.h123 #define GCC_QUPV3_WRAP0_S6_CLK 113 macro
H A Dqcom,gcc-sc7280.h92 #define GCC_QUPV3_WRAP0_S6_CLK 82 macro
H A Dqcom,gcc-sm8450.h110 #define GCC_QUPV3_WRAP0_S6_CLK 98 macro
H A Dqcom,qcs8300-gcc.h117 #define GCC_QUPV3_WRAP0_S6_CLK 107 macro
H A Dqcom,gcc-sdm845.h90 #define GCC_QUPV3_WRAP0_S6_CLK 80 macro
H A Dqcom,gcc-sm8150.h103 #define GCC_QUPV3_WRAP0_S6_CLK 93 macro
H A Dqcom,gcc-sm8350.h101 #define GCC_QUPV3_WRAP0_S6_CLK 89 macro
H A Dqcom,gcc-sm8250.h109 #define GCC_QUPV3_WRAP0_S6_CLK 99 macro
H A Dqcom,sa8775p-gcc.h134 #define GCC_QUPV3_WRAP0_S6_CLK 123 macro
H A Dqcom,gcc-sc8180x.h118 #define GCC_QUPV3_WRAP0_S6_CLK 108 macro
H A Dqcom,gcc-sc8280xp.h205 #define GCC_QUPV3_WRAP0_S6_CLK 194 macro
H A Dqcom,x1e80100-gcc.h186 #define GCC_QUPV3_WRAP0_S6_CLK 176 macro
/linux/arch/arm64/boot/dts/qcom/
H A Dsdm845.dtsi1622 clocks = <&gcc GCC_QUPV3_WRAP0_S6_CLK>;
1644 clocks = <&gcc GCC_QUPV3_WRAP0_S6_CLK>;
1663 clocks = <&gcc GCC_QUPV3_WRAP0_S6_CLK>;
/linux/drivers/clk/qcom/
H A Dgcc-qdu1000.c2516 [GCC_QUPV3_WRAP0_S6_CLK] = &gcc_qupv3_wrap0_s6_clk.clkr,
H A Dgcc-sdx75.c2811 [GCC_QUPV3_WRAP0_S6_CLK] = &gcc_qupv3_wrap0_s6_clk.clkr,
H A Dgcc-sm7150.c2823 [GCC_QUPV3_WRAP0_S6_CLK] = &gcc_qupv3_wrap0_s6_clk.clkr,
H A Dgcc-sc7280.c3274 [GCC_QUPV3_WRAP0_S6_CLK] = &gcc_qupv3_wrap0_s6_clk.clkr,
H A Dgcc-sm8250.c3408 [GCC_QUPV3_WRAP0_S6_CLK] = &gcc_qupv3_wrap0_s6_clk.clkr,
H A Dgcc-sm8450.c3228 [GCC_QUPV3_WRAP0_S6_CLK] = &gcc_qupv3_wrap0_s6_clk.clkr,
H A Dgcc-qcs8300.c3428 [GCC_QUPV3_WRAP0_S6_CLK] = &gcc_qupv3_wrap0_s6_clk.clkr,
H A Dgcc-sm8150.c3572 [GCC_QUPV3_WRAP0_S6_CLK] = &gcc_qupv3_wrap0_s6_clk.clkr,
H A Dgcc-sm8350.c3582 [GCC_QUPV3_WRAP0_S6_CLK] = &gcc_qupv3_wrap0_s6_clk.clkr,
H A Dgcc-sa8775p.c4433 [GCC_QUPV3_WRAP0_S6_CLK] = &gcc_qupv3_wrap0_s6_clk.clkr,

12