Home
last modified time | relevance | path

Searched refs:Coherent (Results 1 – 21 of 21) sorted by relevance

/linux/rust/kernel/
H A Ddma.rs410 pub struct CoherentBox<T: KnownSize + ?Sized>(Coherent<T>);
421 Coherent::zeroed_slice_with_attrs(dev, count, gfp_flags, dma_attrs).map(Self) in zeroed_slice_with_attrs()
490 let mut slice = Self(Coherent::<T>::alloc_slice_with_attrs( in from_slice_with_attrs()
526 Coherent::zeroed_with_attrs(dev, gfp_flags, dma_attrs).map(Self) in zeroed_with_attrs()
560 impl<T: AsBytes + FromBytes + KnownSize + ?Sized> From<CoherentBox<T>> for Coherent<T> { implementation
595 pub struct Coherent<T: KnownSize + ?Sized> { struct
602 impl<T: KnownSize + ?Sized> Coherent<T> { argument
705 impl<T: AsBytes + FromBytes> Coherent<T> { impl
822 ) -> Result<Coherent<[T]>> { in alloc_slice_with_attrs()
852 Ok(Coherent { in alloc_slice_with_attrs()
[all …]
H A Duaccess.rs10 dma::Coherent,
530 alloc: &Coherent<T>, in write_dma()
/linux/drivers/gpu/nova-core/
H A Dgsp.rs9 Coherent,
81 struct LogBuffer(Coherent<[u8; LOG_BUFFER_SIZE]>);
86 let obj = Self(Coherent::zeroed(dev, GFP_KERNEL)?); in new()
119 pub(crate) libos: Coherent<[LibosMemoryRegionInitArgument]>,
127 rmargs: Coherent<GspArgumentsPadded>,
145 rmargs: Coherent::init(dev, GFP_KERNEL, GspArgumentsPadded::new(&cmdq))?, in new()
/linux/samples/rust/
H A Drust_dma.rs10 Coherent,
24 ca: Coherent<[MyStruct]>,
72 let ca: Coherent<[MyStruct]> = in probe()
73 Coherent::zeroed_slice(pdev.as_ref(), TEST_VALUES.len(), GFP_KERNEL)?; in probe()
/linux/drivers/gpu/nova-core/gsp/
H A Dfw.rs12 dma::Coherent,
51 dma::Coherent,
61 pub(in crate::gsp) fn gsp_write_ptr(qs: &Coherent<GspMem>) -> u32 { in gsp_write_ptr()
65 pub(in crate::gsp) fn gsp_read_ptr(qs: &Coherent<GspMem>) -> u32 { in gsp_read_ptr()
69 pub(in crate::gsp) fn cpu_read_ptr(qs: &Coherent<GspMem>) -> u32 { in cpu_read_ptr()
73 pub(in crate::gsp) fn advance_cpu_read_ptr(qs: &Coherent<GspMem>, count: u32) { in advance_cpu_read_ptr()
82 pub(in crate::gsp) fn cpu_write_ptr(qs: &Coherent<GspMem>) -> u32 { in cpu_write_ptr()
86 pub(in crate::gsp) fn advance_cpu_write_ptr(qs: &Coherent<GspMem>, count: u32) { in advance_cpu_write_ptr()
650 obj: &'a Coherent<A>, in new()
H A Dboot.rs5 dma::Coherent,
169 let wpr_meta = Coherent::init(dev, GFP_KERNEL, GspFwWprMeta::new(&gsp_fw, &fb_layout))?; in boot()
H A Dcmdq.rs10 Coherent,
227 struct DmaGspMem(Coherent<GspMem>);
235 let gsp_mem = Coherent::<GspMem>::zeroed(dev, GFP_KERNEL)?; in new()
/linux/Documentation/admin-guide/RAS/
H A Daddress-translation.rst21 * CCM = Cache Coherent Moderator
23 * COH_ST = Coherent Station
/linux/drivers/misc/ocxl/
H A DKconfig3 # Open Coherent Accelerator (OCXL) compatible devices
17 Coherent Accelerator Processor Interface (OpenCAPI) devices.
/linux/drivers/gpu/drm/panfrost/
H A DTODO7 - Coherent DMA support
/linux/Documentation/translations/zh_CN/userspace-api/accelerators/
H A Docxl.rst14 *OpenCAPI: Open Coherent Accelerator Processor Interface*
/linux/Documentation/admin-guide/perf/
H A Dstarfive_starlink_pmu.rst6 StarLink Coherent Network on Chip (CNoC) that connects multiple CPU
H A Dthunderx2-pmu.rst7 Cavium Coherent Processor Interconnect (CCPI2).
H A Darm-ccn.rst2 ARM Cache Coherent Network
H A Darm-cmn.rst2 Arm Coherent Mesh Network PMU
/linux/Documentation/arch/xtensa/
H A Datomctl.rst9 1. With and without an Coherent Cache Controller which
/linux/Documentation/PCI/
H A Dboot-interrupts.rst101 Coherent Interface Protocol Interrupt Control
140 6.6.41 cipintrc Coherent Interface Protocol Interrupt Control
/linux/Documentation/driver-api/cxl/platform/
H A Dcdat.rst4 Coherent Device Attribute Table (CDAT)
/linux/drivers/devfreq/
H A DKconfig138 This adds a devfreq driver for MediaTek Cache Coherent Interconnect
/linux/Documentation/driver-api/cxl/linux/
H A Dcxl-driver.rst153 An `endpoint` contains `endpoint decoders` and the device's Coherent Device
/linux/
H A DMAINTAINERS19402 OCXL (Open Coherent Accelerator Processor Interface OpenCAPI) DRIVER