Searched refs:CNTX_EMPTY_INT_ENABLE (Results 1 – 16 of 16) sorted by relevance
| /linux/drivers/gpu/drm/radeon/ |
| H A D | nid.h | 496 # define CNTX_EMPTY_INT_ENABLE (1 << 20) macro
|
| H A D | sid.h | 1280 # define CNTX_EMPTY_INT_ENABLE (1 << 20) macro
|
| H A D | cikd.h | 1333 # define CNTX_EMPTY_INT_ENABLE (1 << 20) macro
|
| H A D | si.c | 5133 tmp |= (CNTX_BUSY_INT_ENABLE | CNTX_EMPTY_INT_ENABLE); in si_enable_gui_idle_interrupt()
5135 tmp &= ~(CNTX_BUSY_INT_ENABLE | CNTX_EMPTY_INT_ENABLE); in si_enable_gui_idle_interrupt()
5934 (CNTX_BUSY_INT_ENABLE | CNTX_EMPTY_INT_ENABLE); in si_disable_interrupt_state()
6052 (CNTX_BUSY_INT_ENABLE | CNTX_EMPTY_INT_ENABLE); in si_irq_set()
|
| H A D | evergreen.c | 4464 CNTX_BUSY_INT_ENABLE | CNTX_EMPTY_INT_ENABLE); in evergreen_disable_interrupt_state()
4470 WREG32(CP_INT_CNTL, CNTX_BUSY_INT_ENABLE | CNTX_EMPTY_INT_ENABLE); in evergreen_disable_interrupt_state()
4493 u32 cp_int_cntl = CNTX_BUSY_INT_ENABLE | CNTX_EMPTY_INT_ENABLE; in evergreen_irq_set()
|
| H A D | evergreend.h | 1248 # define CNTX_EMPTY_INT_ENABLE (1 << 20) macro
|
| H A D | cik.c | 5763 tmp |= (CNTX_BUSY_INT_ENABLE | CNTX_EMPTY_INT_ENABLE); in cik_enable_gui_idle_interrupt()
5765 tmp &= ~(CNTX_BUSY_INT_ENABLE | CNTX_EMPTY_INT_ENABLE); in cik_enable_gui_idle_interrupt()
6860 (CNTX_BUSY_INT_ENABLE | CNTX_EMPTY_INT_ENABLE); in cik_disable_interrupt_state()
7038 (CNTX_BUSY_INT_ENABLE | CNTX_EMPTY_INT_ENABLE); in cik_irq_set()
|
| H A D | r600d.h | 716 # define CNTX_EMPTY_INT_ENABLE (1 << 20) macro
|
| H A D | r600.c | 3622 WREG32(CP_INT_CNTL, CNTX_BUSY_INT_ENABLE | CNTX_EMPTY_INT_ENABLE); in r600_disable_interrupt_state()
3763 u32 cp_int_cntl = CNTX_BUSY_INT_ENABLE | CNTX_EMPTY_INT_ENABLE; in r600_irq_set()
|
| /linux/drivers/gpu/drm/amd/amdgpu/ |
| H A D | sid.h | 1308 # define CNTX_EMPTY_INT_ENABLE (1 << 20) macro
|
| H A D | gfx_v11_0.c | 2039 tmp = REG_SET_FIELD(tmp, CP_INT_CNTL_RING0, CNTX_EMPTY_INT_ENABLE, in gfx_v11_0_enable_gui_idle_interrupt()
4789 tmp = REG_SET_FIELD(tmp, CP_INT_CNTL, CNTX_EMPTY_INT_ENABLE, 0); in gfx_v11_0_soft_reset()
4899 tmp = REG_SET_FIELD(tmp, CP_INT_CNTL, CNTX_EMPTY_INT_ENABLE, 1); in gfx_v11_0_soft_reset()
5241 data = REG_SET_FIELD(data, CP_INT_CNTL, CNTX_EMPTY_INT_ENABLE, 1); in gfx_v11_0_update_coarse_grain_clock_gating()
|
| H A D | gfx_v12_0.c | 1752 tmp = REG_SET_FIELD(tmp, CP_INT_CNTL_RING0, CNTX_EMPTY_INT_ENABLE, in gfx_v12_0_enable_gui_idle_interrupt()
3946 data = REG_SET_FIELD(data, CP_INT_CNTL, CNTX_EMPTY_INT_ENABLE, 1); in gfx_v12_0_update_coarse_grain_clock_gating()
|
| H A D | gfx_v9_4_3.c | 1482 tmp = REG_SET_FIELD(tmp, CP_INT_CNTL_RING0, CNTX_EMPTY_INT_ENABLE, enable ? 1 : 0); in gfx_v9_4_3_xcc_enable_gui_idle_interrupt()
|
| H A D | gfx_v8_0.c | 3855 tmp = REG_SET_FIELD(tmp, CP_INT_CNTL_RING0, CNTX_EMPTY_INT_ENABLE, enable ? 1 : 0); in gfx_v8_0_enable_gui_idle_interrupt()
|
| H A D | gfx_v9_0.c | 2702 tmp = REG_SET_FIELD(tmp, CP_INT_CNTL_RING0, CNTX_EMPTY_INT_ENABLE, enable ? 1 : 0); in gfx_v9_0_enable_gui_idle_interrupt()
|
| H A D | gfx_v10_0.c | 5281 tmp = REG_SET_FIELD(tmp, CP_INT_CNTL_RING0, CNTX_EMPTY_INT_ENABLE, in gfx_v10_0_enable_gui_idle_interrupt()
|